Patents by Inventor Alberto Gola
Alberto Gola has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7932622Abstract: A power switch circuit for driving an airbag squib module has a power transistor, a pre-charge capacitance for storing a charge, a charging circuit and a controllable energy-coupling element. The power transistor has a first electrode, a second electrode and a control electrode. A path between the first electrode and the second electrode is connected in series with the airbag squib module between a supply potential and a reference potential. The charging circuit charges the pre-charge capacitance and the charging circuit is therefore coupled with the pre-charged capacitance. The controllable energy coupling element is connected between a first electrode of the pre-charge capacitance and the control electrode of the power transistor. The power switch exhibits a high degree of stability, allows a fast switching of the power transistor and further has an advantageous transient response.Type: GrantFiled: September 29, 2006Date of Patent: April 26, 2011Assignee: Infineon Technologies AGInventors: Giorgio Chiozzi, Alberto Flore, Joachim Glaeser, Alberto Gola, Michael Lenz, Nicola Macri, Salvatore Piccolella
-
Publication number: 20070103001Abstract: A power switch circuit for driving an airbag squib module has a power transistor, a pre-charge capacitance for storing a charge, a charging circuit and a controllable energy-coupling element. The power transistor has a first electrode, a second electrode and a control electrode. A path between the first electrode and the second electrode is connected in series with the airbag squib module between a supply potential and a reference potential. The charging circuit charges the pre-charge capacitance and the charging circuit is therefore coupled with the pre-charged capacitance. The controllable energy coupling element is connected between a first electrode of the pre-charge capacitance and the control electrode of the power transistor. The power switch exhibits a high degree of stability, allows a fast switching of the power transistor and further has an advantageous transient response.Type: ApplicationFiled: September 29, 2006Publication date: May 10, 2007Inventors: Giorgio Chiozzi, Alberto Flore, Joachim Glaeser, Alberto Gola, Michael Lenz, Nicola Macri, Salvatore Piccolella
-
Patent number: 7026856Abstract: A continuous-time filter comprising at least one amplifier and at least one passive element. The amplifier comprises at least one input terminal and at least one output terminal and the passive element is positioned between the terminals. In addition the amplifier is provided with a transconductance gain. The filter comprises circuit means suitable for correlating the transconductance gain of the amplifier with the passive element.Type: GrantFiled: June 17, 2004Date of Patent: April 11, 2006Assignee: STMicroelectronics S.r.l.Inventors: Stefano D'Amico, Andrea Baschirotto, Alberto Gola
-
Publication number: 20040257153Abstract: A continuous-time filter comprising at least one amplifier and at least one passive element. The amplifier comprises at least one input terminal and at least one output terminal and the passive element is positioned between the terminals. In addition the amplifier is provided with a transconductance gain. The filter comprises circuit means suitable for correlating the transconductance gain of the amplifier with the passive element.Type: ApplicationFiled: June 17, 2004Publication date: December 23, 2004Applicant: STMICROELECTRONICS S.r.I.Inventors: Stefano D'Amico, Andrea Baschirotto, Alberto Gola
-
Patent number: 6546799Abstract: An inertial sensor having a stator and a rotor made of semiconductor material and electrostatically coupled together, and a microactuator also made of semiconductor material, coupled to the rotor and controlled so as to move the rotor itself and thus compensate for the position offset thereof.Type: GrantFiled: September 8, 2000Date of Patent: April 15, 2003Assignee: STMicroelectronics S.r.l.Inventors: Benedetto Vigna, Alberto Gola, Sarah Zerbini, Dario Cini
-
Patent number: 5859608Abstract: A successive approximation shift register without redundancy for a finite-state machine of the sequential type, is also effective to store the machine states. The shift register comprises a chain of logic circuits of the bistable type (FF0,FF1, . . . ) having an input stage with selectable signal inputs which are feedback connected through logic OR gate circuits (OR0,OR1, . . . ,OR6).Type: GrantFiled: September 30, 1996Date of Patent: January 12, 1999Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Giona Fucili, Lorenzo Papillo, Andrea Pasquino, Annamaria Rossi, Alberto Gola
-
Patent number: 5808477Abstract: A sense and protection circuit against short circuits for digital outputs, comprising a logic gating circuit of the exclusive OR type (EX1) which has a first input terminal connected to a signal input node (IN) and an output terminal which is connected to an input terminal of a signal level shifter output stage (B). A second logic gating circuit of the exclusive OR type (EX2) has a first input terminal connected to the input node (IN) and a second input terminal connected, through an inverting circuit (IN1), to an output terminal (OUT) of the output stage (B). A second input terminal of the first logic gate circuit is coupled to an output terminal of the second logic gate circuit through a comparator circuit (SCH1) and a delay circuit means (C,R,D).Type: GrantFiled: May 31, 1996Date of Patent: September 15, 1998Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Alberto Gola, Giona Fucili, Marcello Leone, Patrizia Milazzo
-
Patent number: 5789957Abstract: A flip-flop of the D type capable of loading data asynchronously and comprising two latches, a master and a slave one, connected in series with each other, is characterized in that each of these comprises an interface and selection circuit for input signals transferable in either the synchronous or the asynchronous manner, and a logic gate circuit which is input such signals and, in an asynchronous manner, control signals effective to establish the latch own states.Type: GrantFiled: August 30, 1996Date of Patent: August 4, 1998Assignee: SGS-Thomson Microelectronics, S.r.l.Inventors: Giona Fucili, Lorenzo Papillo, Andrea Pasquino, Annamaria Rossi, Alberto Gola
-
Patent number: 5528184Abstract: A power-on reset circuit which employs a supply voltage sensing branch for triggering a first inverter of a pair of cascaded inverters. The intrinsic static consumption of such a POR circuit is strongly reduced by employing a current generator, which is automatically forced to deliver a reduced current during the operation of the integrated circuit, for biasing two transistors functionally connected in said voltage sensing branch into a subthreshold operating condition.Type: GrantFiled: June 28, 1993Date of Patent: June 18, 1996Assignee: SGS-Thomson Microelectronics, S.r.l.Inventors: Alberto Gola, Giona Fucili
-
Patent number: 5300805Abstract: A bias structure for an integrated circuit including first and second transistors having emitter terminals coupled respectively to the supply and to a terminal of a resistor whose potential, under certain operating conditions of the circuit, exceeds the supply voltage; base terminals connected to each other and to a current source; and collector terminals connected electrically (12) to an epitaxial tub housing the resistor. A resistor is preferably provided between the two collectors, so that, when the potential of the terminal of the resistor exceeds the supply voltage, the second transistor saturates and maintains the epitaxial tub of the resistor at a potential close to that of the resistor terminal, thus preventing the parasitic diode formed between the resistor and the epitaxial tub from being switched on.Type: GrantFiled: June 29, 1993Date of Patent: April 5, 1994Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Marco Demicheli, Alberto Gola
-
Patent number: 5182470Abstract: An output stage with a protection circuit against negative overvoltage at its output terminal, having a transistor with collector output and with the emitter connected to a reference voltage line; a diode for protection against negative overvoltages present on the output is arranged between the collector and the output of the stage. In order to give the output of the stage a presettable minimum voltage level, the reference voltage line is set to a preset voltage which differs from the ground voltage. For this purpose, the circuit comprises an operational amplifier in a voltage-follower configuration, the output whereof is connected to the reference voltage line, a diode which is connected between the ground and the non-inverting terminal of the operational amplifier, and a current source which is connected between the non-inverting input of the operational amplifier and a negative supply line.Type: GrantFiled: October 5, 1990Date of Patent: January 26, 1993Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Roberto Gariboldi, Alberto Gola
-
Patent number: 5119263Abstract: A negative overvoltage protection circuit for an insulated vertical PNP transistor the emitter whereof defines the input, the collector whereof defines the output and the base whereof is connected to an NPN driving transistor. In order to maximally extend the negative overvoltage which can be applied to the output, the protection circuit comprises an output voltage sensor, a voltage reference, a comparator which is connected in input to the voltage reference and to the sensor and generates in output an activation signal when the output voltage of the PNP transistor becomes smaller than the reference, a switch which is controlled by the comparator to switch off the NPN driving transistor upon the reception of the activation signal and a low-impedance circuit which is connected between the emitter and the base of the insulated vertical PNP transistor and is activated by the activation signal, in a manner suitable for bringing the insulated vertical PNP transistor practically to BV.sub.CBO.Type: GrantFiled: October 5, 1990Date of Patent: June 2, 1992Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Roberto Gariboldi, Alberto Gola
-
Patent number: 5077489Abstract: An electronic comparator circuit having a high speed during switch phase and combining the advantages of bipolar technology with those of CMOS technology. The circuit consists of a differential stage input circuit having a differential pair of bipolar transistors forming its outputs. The output stage contains a pair of MOS transistors having gate electrodes in common. The pair of MOS transistors is connected on one side to the outputs of the input portion and on the other side to a positive supply pole via a current mirror circuit. The output contains another pair of MOS transistors with gate electrodes in common connected between the outputs of the input portion and ground. The drain electrode of the first pair of MOS transistors forms the output for the comparator.Type: GrantFiled: October 30, 1990Date of Patent: December 31, 1991Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Alberto Gola, Angelo Alzati, Aldo Novelli
-
Patent number: 4956570Abstract: The pilot circuit comprises an R-C network consisting of a condenser inserted between a gate terminal of the MOS transistor and ground and a resistance for charging said condenser. In parallel with the resistance there is placed an SCR circuit with associated threshold circuit which permits firing of the SCR circuit when the charge voltage of the condenser reaches a preset threshold.Type: GrantFiled: December 21, 1988Date of Patent: September 11, 1990Assignee: SGS-Thomson Microelectronics s.r.l.Inventors: Alberto Gola, Gianluigi Pessina
-
Patent number: 4916408Abstract: An improved power stage with increased output dynamics. The stage comprises a power amplifier having a first inverting input, a second non-inverting input, an output to be connected to a load and a feedback network comprising a first resistor connected between the inverting input and the output of the power amplifier and a second resistor connected between the first inverting input and a first line set to a first reference voltage by means of a voltage generator with preset values. The stage furthermore comprises an input voltage generator generating an input voltage signal to be amplified and connected between the second non-inverting input and a second line set to a second reference voltage different from said first reference voltage.Type: GrantFiled: November 28, 1988Date of Patent: April 10, 1990Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Fabrizio Stefani, Alberto Gola, Gianluigi Pessina
-
Patent number: 4882532Abstract: A circuit for limiting the transient overvoltage across a power transistor connected in series with an inductive load between a supply rail and a ground rail of the circuit and operated to switch ON-OFF the inductive load utilizes a comparator circuit for switching-ON again the power transistor in order to discharge the energy stored in the load's inductance. The voltage across the power transistor is sensed by a first voltage divider, while a reference voltage is obtained by a second voltage divider connected between the supply and ground. The circuit is practically insensitive to temperature and to variations of the supply voltage and is easily implemented.Type: GrantFiled: October 7, 1988Date of Patent: November 21, 1989Assignee: SGS-Thomson Microelectronics, s.r.l.Inventors: Roberto Gariboldi, Alberto Gola
-
Patent number: 4751474Abstract: A broadband amplifier comprising insulated collector vertical pnp transistors, a circuit device effective to improve frequency response, and a final stage comprising a so-called complementary pair formed of an npn transistor and a pnp transistor having emitters connected to each other and to an epitaxial layer n of the insulated collector vertical pnp transistor incorporated in the gain circuit of said amplifiers. The complementary pair afford minimization of the junction parasitic capacitances of the aforesaid vertical pnp transistor.Type: GrantFiled: December 22, 1986Date of Patent: June 14, 1988Assignee: SGS-Thomson Microelectronics S.p.A.Inventor: Alberto Gola
-
Patent number: RE35434Abstract: An electronic comparator circuit having a high speed during switch phase and combining the advantages of bipolar technology with those of CMOS technology. The circuit consists of a differential stage input circuit having a differential pair of bipolar transistors forming its outputs. The output stage contains a pair of MOS transistors having gate electrodes in common. The pair of MOS transistors is connected on one side to the outputs of the input portion and on the other side to a positive supply pole via a current mirror circuit. The output contains another pair of MOS transistors with gate electrodes in common connected between the out puts of the input portion and ground. The drain electrode of the first pair of MOS transistors forms the output for the comparator.Type: GrantFiled: December 30, 1993Date of Patent: January 28, 1997Assignee: SGS-Thomson Microelectronics S. r. l.Inventors: Alberto Gola, Angelo Alzati, Aldo Novelli