Patents by Inventor Ali S. Oztaskin
Ali S. Oztaskin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9507752Abstract: Methods, apparatus and systems for reducing usage of Doorbell Rings in connection with RDMA operations. A portion of system memory is employed as a Memory-Mapped Input/Output (MMIO) address space configured to be accessed via a hardware networking device. A Send Queue (SQ) is stored in MMIO and is used to facilitate processing of Work Requests (WRs) that are written to SQ entries by software and read from the SQ via the hardware networking device. The software and logic in the hardware networking device employ pointers identifying locations in the SQ corresponding to a next write WR entry slot and last read WR entry slot that are implemented to enable WRs to be written to and read from the SQ during ongoing operations under which the SQ is not emptied such that doorbell rings to notify the hardware networking device that new WRs have been written to the SQ are not required.Type: GrantFiled: September 27, 2012Date of Patent: November 29, 2016Assignee: Intel CorporationInventors: Vadim Makhervaks, Kenneth G. Keels, Brian S. Hausauer, Ali S. Oztaskin
-
Publication number: 20140089444Abstract: Methods, apparatus and systems for reducing usage of Doorbell Rings in connection with RDMA operations. A portion of system memory is employed as a Memory-Mapped Input/Output (MMIO) address space configured to be accessed via a hardware networking device. A Send Queue (SQ) is stored in MMIO and is used to facilitate processing of Work Requests (WRs) that are written to SQ entries by software and read from the SQ via the hardware networking device. The software and logic in the hardware networking device employ pointers identifying locations in the SQ corresponding to a next write WR entry slot and last read WR entry slot that are implemented to enable WRs to be written to and read from the SQ during ongoing operations under which the SQ is not emptied such that doorbell rings to notify the hardware networking device that new WRs have been written to the SQ are not required.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Inventors: Vadim Makhervaks, Kenneth G. Keels, Brian S. Hausauer, Ali S. Oztaskin
-
Patent number: 8504795Abstract: Provided are a method, system, and program for utilizing a virtualized data structure table such as an address translation and protection table (TPT), for example, in an I/O device. The virtualized data structure table has virtually contiguous data structures but not necessarily physically contiguous data structures in system memory. The data structure table may be accessed in a virtually contiguous manner. In the illustrated embodiment, the table is subdivided at a first hierarchal level into a plurality of virtually contiguous units or segments. Each unit or segment is in turn subdivided at a second hierarchal level into a plurality of virtually contiguous subunits, subsegments, pages or blocks. Each page or block is in turn subdivided at a third hierarchal level into a plurality of physically contiguous table entries.Type: GrantFiled: June 30, 2004Date of Patent: August 6, 2013Assignee: Intel CorporationInventors: Hemal V. Shah, Ali S. Oztaskin
-
Patent number: 7853957Abstract: In accordance with certain other techniques, doorbell information is received. A doorbell structure address is decoded from the doorbell information. A first protection domain identifier is determined from the doorbell structure address. A resource context of a data structure is determined from the doorbell information. The resource context at the doorbell address is read to determine a second protection domain identifier. The first protection domain identifier and the second protection domain identifier are compared to determine whether to update the resource context of the doorbell structure.Type: GrantFiled: April 15, 2005Date of Patent: December 14, 2010Assignee: Intel CorporationInventors: Hemal V. Shah, Gary Y. Tsao, Arturo L. Arizpe, Ali S. Oztaskin
-
Patent number: 7702826Abstract: An apparatus and method related to performing Remote Direct Memory Access Request (“RDMA”) is presented. In one embodiment, the apparatus comprises Remote direct memory access (“RDMA”) logic that executes a direct memory access (“DMA”) request from the remote peer. The apparatus further comprising a protection checking logic to verify a key and a target address in the DMA request and conversion logic to convert the target address to an input/output virtual address (“IOVA”) if the conversion is required. The IOVA is to be translated to the host physical address by an address translation unit at another hardware subsystem.Type: GrantFiled: December 28, 2005Date of Patent: April 20, 2010Assignee: Intel CorporationInventors: Ali S. Oztaskin, Rajesh S. Madukkarumukumana, Greg J. Regnier
-
Patent number: 7694100Abstract: In one embodiment, a method is provided. The method of this embodiment provides determining if a management queue can be created, and if a management queue can be created, allocating virtually contiguous memory to a management queue associated with a device, registering the management queue, and creating a management queue context.Type: GrantFiled: December 20, 2004Date of Patent: April 6, 2010Assignee: Intel CorporationInventors: Hemal V. Shah, Gary Y. Tsao, Arturo L. Arizpe, Scott Hahn, Ali S. Oztaskin, Greg D Cummings, Ellen M. Deleganes
-
Patent number: 7487284Abstract: An apparatus and method for controlling data traffic flow and data ordering of packet data between one or more peripheral devices and a processor/memory combination by using a packet processing engine, located within an input-output hub (IOH). The IOH may include a packet processing engine, and a switch to route packet data between the one or more peripheral devices and the packet processing engine. The packet processing engine of the IOH may control data traffic flow and data ordering of the packet data to and from the one or more peripheral devices through the switch and also maintains flow and ordering to the processor/memory subsystem. The packet processing engine may be operable to perform packet processing operations, such as virtualization of a peripheral device or Transmission Control Protocol/Internet Protocol (TCP/IP) offload.Type: GrantFiled: July 28, 2006Date of Patent: February 3, 2009Assignee: Intel CorporationInventors: Suvansh Krishan Kapur, Ali S. Oztaskin, Raman Nayyar
-
Publication number: 20080025289Abstract: An apparatus and method for controlling data traffic flow and data ordering of packet data between one or more peripheral devices and a processor/memory combination by using a packet processing engine, located within an input-output hub (IOH). The IOH may include a packet processing engine, and a switch to route packet data between the one or more peripheral devices and the packet processing engine. The packet processing engine of the IOH may control data traffic flow and data ordering of the packet data to and from the one or more peripheral devices through the switch and also maintains flow and ordering to the processor/memory subsystem. The packet processing engine may be operable to perform packet processing operations, such as virtualization of a peripheral device or Transmission Control Protocol/Internet Protocol (TCP/IP) offload.Type: ApplicationFiled: July 28, 2006Publication date: January 31, 2008Inventors: Suvansh Krishan Kapur, Ali S. Oztaskin, Raman Nayyar
-
Patent number: 7263568Abstract: Provided are techniques for interrupt processing. An Input/Output device determines that an event has occurred. The Input/Output device determines a state of an event data structure. The Input/Output device writes an event entry into the event data structure in response to determining that the event has occurred. After writing the event entry, the Input/Output device determines whether to generate an interrupt or not based on the state of the event data structure. Additionally provided are techniques for interrupt processing in which an I/O device driver determines that an interrupt has occurred. The I/O device driver reads an event entry in an event data structure in response to determining that the interrupt has occurred. The I/O device driver updates a state of a structure state indicator to enable/disable interrupts.Type: GrantFiled: March 31, 2004Date of Patent: August 28, 2007Assignee: Intel CorporationInventors: Hemal V. Shah, Gary Y. Tsao, Ali S. Oztaskin
-
Publication number: 20040240388Abstract: A system and method for dynamic assignment of timers in a network transport engine is described. The network transport engine includes a plurality of connections, a plurality of timers, and timer logic to dynamically assign one of the plurality of timers to one of the plurality of connections upon client request.Type: ApplicationFiled: May 28, 2003Publication date: December 2, 2004Inventors: Lee Albion, Ali S. Oztaskin
-
Flexible event monitoring counters in multi-node processor systems and process of operating the same
Patent number: 6347362Abstract: A flexible event monitoring counter apparatus and process are provided for a processor system including a plurality of nodes, each node having a processor and a portion of a total main memory of the processor system. One example of such a processor system is a Non-Uniform-Memory-Architecture (NUMA) system. In order to reduce the total number of counters necessary, the counter structure will track certain ones of a type of event which occur in the processor system, determined in accordance with a predetermined standard to be most interesting, while discarding other ones of the same type of event determined by the standard to be less interesting. In accordance with one embodiment, the type of event which is tracked or discarded can be page accesses to pages of the total main memory. The standard of most interesting events can be based on the pages which receive the most requests for remote access from a node other than the node where the requested page is located.Type: GrantFiled: December 29, 1998Date of Patent: February 12, 2002Assignee: Intel CorporationInventors: Ioannis T. Schoinas, Ali S. Oztaskin -
Patent number: 6115796Abstract: A computer system having an integrated bus bridge and memory controller circuit and method for enabling access to a shared memory with high bandwidth data streaming are disclosed. The integrated bus bridge and memory controller circuit performs a series of snoop ahead transactions over a first bus during access transactions to the shared memory that originate over a second bus and thereby enables high bandwidth data streaming on the second bus. The integrated bus bridge and memory controller circuit includes a peripheral write buffer that buffers write data received over the second bus and that stores a snoop done flag for the write data that indicates whether a corresponding snoop ahead transaction for the write data is complete. The integrated bus bridge and memory controller circuit further includes a peripheral read prefetch buffer that prefetches read data during read transactions over the second bus only after a corresponding snoop ahead transaction for the read data is complete.Type: GrantFiled: February 24, 1997Date of Patent: September 5, 2000Assignee: Intel CorporationInventors: George Hayek, Ali S. Oztaskin, Brian Langendorf, Bruce Young
-
Patent number: 6085325Abstract: An apparatus for managing power in an electronic device that receives the power from a bus is described. The apparatus comprises a clock enable circuit that disables a clock that generates nominal clock frequencies derived from raw frequencies output by an oscillator upon receiving a first signal. A time-wise independent time reference circuit is coupled to the clock enable circuit. The time-wise independent time reference circuit sends the first signal to the clock enable circuit a first predetermined period of time after receiving a signal to enter into a suspend state.Type: GrantFiled: December 16, 1996Date of Patent: July 4, 2000Assignee: Intel CorporationInventors: David R. Jackson, Leonard W. Cross, Robert A. Jacobs, Ali S. Oztaskin
-
Patent number: 6058440Abstract: A method and device is provided for controlling access to a resource by a bus master over a bus coupling the bus master to the resource. The resource includes an intelligent component that controls the operation of the resource. A series of packets is transmitted over the bus between the bus master and the resource, at a transmission speed controlled by the bus master. A request/response logic in the resource controllably throttles transmissions of the packets at the resource, at specified time intervals. Each of the time intervals is set at a time period to assure sufficient time for the intelligent component to complete processing tasks contained in the packets.Type: GrantFiled: September 5, 1997Date of Patent: May 2, 2000Assignee: Intel CorporationInventors: Peter Bloch, Leonard W. Cross, Ali S. Oztaskin
-
Patent number: 5982425Abstract: A method and apparatus for draining video data from a planarized video buffer in a video camera. The method includes the steps of reading a first sequence of video data from a first plane of the planarized image buffer starting at a buffer address indicated by a first pointer, and then reading a second sequence of video data from a second plane of the planarized image buffer starting at a buffer address indicated by a second read pointer. The apparatus includes an address generation unit and a sequence counter. The address generation unit includes a number of read pointers each configured to indicate a memory location within a different data plane of a video buffer. The address unit is configured to address a sequence of memory locations in a video buffer starting at a location indicated by an active one of the read pointers.Type: GrantFiled: December 23, 1996Date of Patent: November 9, 1999Assignee: Intel CorporationInventors: John Lewis Allen, Leonard W. Cross, Bill A. Munson, Ali S. Oztaskin, Roger Traylor
-
Patent number: 5941960Abstract: A bridge logic takes write cycles that appear one at a time as an address followed by an associated data word on a host bus, detects consecutive addresses, and uses this information to create burst cycles on a peripheral control interface (PCI) bus that has protocols that allow burst cycles.Type: GrantFiled: February 11, 1998Date of Patent: August 24, 1999Assignee: Intel CorporationInventors: Mark W. Miller, Ali S. Oztaskin
-
Patent number: 5897667Abstract: A bridge logic takes non-burst write cycles that appear one at a time as an address followed by an associated data word on a first bus, detects consecutive addresses, and uses this information to create burst cycles on a second bus that has protocols that allow burst cycles such as a Peripheral Component Interconnect (PCI) bus.Type: GrantFiled: November 22, 1996Date of Patent: April 27, 1999Assignee: Intel CorporationInventors: Mark W. Miller, Ali S. Oztaskin
-
Patent number: 5838387Abstract: A video scaling engine for scaling video data over a plurality of clock cycles is disclosed. In a first clock cycle of the plurality of clock cycles, a multiplier of the video scaling engine multiplies an input pixel by a coefficient indicated by a coefficient select signal to generate a first product. The first product is stored in an accumulator of the video scaling engine. In a second clock cycle of the plurality of clock cycles, the multiplier multiplies another input pixel by a coefficient indicated by another coefficient select signal to generate a second product. The second product is added to the contents of the accumulator to produce a sum including the first and second products. The sum including the first and second products is stored in the accumulator and then divided by a value based on at least one of the coefficients to produce a scaled output pixel.Type: GrantFiled: December 20, 1996Date of Patent: November 17, 1998Assignee: Intel CorporationInventors: John L. Allen, Leonard W. Cross, Ali S. Oztaskin
-
Patent number: 5768626Abstract: The present invention provides a direct memory access unit for use in prioritizing the servicing of FIFO buffers in a capture gate array coupled to a video processing device. The capture gate array comprises at least a FIFO input unit having a plurality of FIFO buffers for receiving as input to the capture gate array separated Y, U and V bitmap data entries and a bus interface unit coupled to a video memory bus for outputting the data entries to the video processing device. The direct memory access unit preferably comprises at least a signal generation unit, a logic unit and a control unit. The signal generation unit receives as input from the FIFO unit depth values for the FIFO buffers representing the number of data entries currently stored in respective FIFO buffers in addition to comparators which compare the depth value of each FIFO buffer with at least first and second trip point values stored in at least first and second buffers.Type: GrantFiled: June 13, 1997Date of Patent: June 16, 1998Assignee: Intel CorporationInventors: Bill A. Munson, Ali S. Oztaskin
-
Patent number: 5630094Abstract: A computer system having an integrated bus bridge and memory controller circuit and method for enabling access to a shared memory with high bandwidth data streaming are disclosed. The integrated bus bridge and memory controller circuit performs a series of snoop ahead transactions over a first bus during access transactions to the shared memory that originate over a second bus and thereby enables high bandwidth data streaming on the second bus. The integrated bus bridge and memory controller circuit includes a peripheral write buffer that buffers write data received over the second bus and that stores a snoop done flag for the write data that indicates whether a corresponding snoop ahead transaction for the write data is complete. The integrated bus bridge and memory controller circuit further includes a peripheral read prefetch buffer that prefetches read data during read transactions over the second bus only after a corresponding snoop ahead transaction for the read data is complete.Type: GrantFiled: January 20, 1995Date of Patent: May 13, 1997Assignee: Intel CorporationInventors: George Hayek, Ali S. Oztaskin, Brian Langendorf, Bruce Young