Patents by Inventor Allan Parker
Allan Parker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8842477Abstract: A method, apparatus, and manufacture for a memory device is provided. The memory device includes a memory cell region including sectors, where each sector includes memory cells. The memory device further includes a memory controller that is configured to control program operations and erase operations to the memory cells. During erase operations to the memory cells, pre-programming occurs in which each un-programmed memory cell in the sector being erased is programmed by applying at least one programming pulse at a program voltage until a program verify passes. Then, the program voltage is adjusted based on the number of programming pulses applied until the program-verify passed. During subsequent program operations in that sector, programming pulses are applied with the adjusted program voltage.Type: GrantFiled: June 1, 2012Date of Patent: September 23, 2014Assignee: Spansion LLCInventor: Allan Parker
-
Patent number: 8825920Abstract: An electronic device includes an input/output (I/O) interface and a plurality of memory elements comprising a non-volatile memory portion for storing a default firmware and a working memory portion having a firmware area. The device also includes a controller coupled to the I/O interface and the memory elements, where the controller is configured for operating the memory elements, according to the firmware area, and for monitoring the I/O interface. In the device, the controller is also configured for loading the default firmware into the firmware area when the controller is enabled and for granting access to the firmware area for loading an alternate firmware if a bypass code is detected at the I/O interface.Type: GrantFiled: January 20, 2010Date of Patent: September 2, 2014Assignee: Spansion LLCInventors: Sean Michael O'Mullan, Bradley E. Sundahl, Gregory Charles Yancey, Allan Parker, Arthur Benjamin Oliver, John Anthony Darilek
-
Patent number: 8638633Abstract: A memory module is provided. The memory module includes die packages and a charge pump that is external the die packages. Each die package includes a flash memory device, and each of the flash memory devices includes bit lines and memory cells coupled to the bit lines. The charge pump provides a charge pump voltage that is selectively provided to the bit lines in each flash memory device in each of the die packages.Type: GrantFiled: April 29, 2011Date of Patent: January 28, 2014Assignee: Spansion LLCInventors: Allan Parker, Ali Pourkeramati, Arthur Benjamin Oliver
-
Publication number: 20130322181Abstract: A method, apparatus, and manufacture for a memory device is provided. The memory device includes a memory cell region including sectors, where each sector includes memory cells. The memory device further includes a memory controller that is configured to control program operations and erase operations to the memory cells. During erase operations to the memory cells, pre-programming occurs in which each un-programmed memory cell in the sector being erased is programmed by applying at least one programming pulse at a program voltage until a program verify passes. Then, the program voltage is adjusted based on the number of programming pulses applied until the program-verify passed. During subsequent program operations in that sector, programming pulses are applied with the adjusted program voltage.Type: ApplicationFiled: June 1, 2012Publication date: December 5, 2013Applicant: Spansion LLCInventor: Allan Parker
-
Patent number: 8542537Abstract: A method and apparatus for a memory device is provided. The memory device includes a memory cell, a memory controller, and a temperature-sensing device that detects a temperature. The memory controller enables adjusting, based on the detected temperature, a parameter associated with a bit-altering operation to the memory cell that changes a threshold voltage of the memory cell such that the threshold voltage to which the memory cell is changed to by the bit-altering operation is compensated for variations in temperature.Type: GrantFiled: April 29, 2011Date of Patent: September 24, 2013Assignee: Spansion LLCInventor: Allan Parker
-
Patent number: 8498162Abstract: A method, apparatus, and manufacture for a memory device is provided. The memory device includes memory cells that each store two bits, and a memory controller. During write operations, for each bit in each memory cell that is to be programmed, the memory controller determines whether both bits of the memory cell are being programmed. While controlling an application of programming pulses to the memory cell to program the bit, if both bits of the memory cell are being programmed, the memory controller causes the application of each programming pulse to the bit to occur for a reduced duration. Otherwise, the memory controller causes the application of each programming pulse to the bit to occur for a standard duration. The reduced duration is less than three-fourths of the standard duration.Type: GrantFiled: April 29, 2011Date of Patent: July 30, 2013Assignee: Spansion LLCInventors: Allan Parker, Matthew Ronald Croft, Pedro A. Sanchez
-
Patent number: 8375262Abstract: An electronic device is provided including an input/output (I/O) interface, a plurality of memory elements, a controller coupled to the I/O interface and the plurality of memory elements. In the device, the controller configured for operating the plurality of memory elements during a normal operating mode of the electronic device, where responsive to receiving a command for replacing a selected memory sector in the electronic device during the normal operating mode, the controller is configured for identifying one or more available spare memory sectors in the electronic device and modifying at least one memory map in the electronic device to replace the selected memory sector with the one of the available spare memory sectors.Type: GrantFiled: January 20, 2010Date of Patent: February 12, 2013Assignee: Spansion LLCInventors: Allan Parker, Gregory Charles Yancey, Bradley E. Sundahl, Sean Michael O'Mullan, John Anthony Darilek
-
Patent number: 8325531Abstract: Systems (100) and methods (600) for reading data from a memory device (106). The methods involve (606) receiving first read request signals (118, 120, 122, 126, 128) for first data stored in the memory device. In response to the first read request signals, (608) retrieving a first page of data from a cell array (268) of the memory device. The methods also involve (616) receiving second read request signals for second data stored in the memory device. (618) Next, a determination is made as to whether at least a portion of a memory address for the second data is the same as at least a respective portion of a memory address for the first data. (622) If it is determined that the respective portions of the memory addresses are the same, then a read access to the cell array is disabled.Type: GrantFiled: January 7, 2010Date of Patent: December 4, 2012Assignee: Spansion LLCInventor: Allan Parker
-
Publication number: 20120275235Abstract: A method and apparatus for a memory device is provided. The memory device includes a memory cell, a memory controller, and a temperature-sensing device that detects a temperature. The memory controller enables adjusting, based on the detected temperature, a parameter associated with a bit-altering operation to the memory cell that changes a threshold voltage of the memory cell such that the threshold voltage to which the memory cell is changed to by the bit-altering operation is compensated for variations in temperature.Type: ApplicationFiled: April 29, 2011Publication date: November 1, 2012Applicant: Spansion LLCInventor: Allan PARKER
-
Publication number: 20120275231Abstract: A method, apparatus, and manufacture for a memory device is provided. The memory device includes memory cells that each store two bits, and a memory controller. During write operations, for each bit in each memory cell that is to be programmed, the memory controller determines whether both bits of the memory cell are being programmed. While controlling an application of programming pulses to the memory cell to program the bit, if both bits of the memory cell are being programmed, the memory controller causes the application of each programming pulse to the bit to occur for a standard duration. Otherwise, the memory controller causes the application of each programming pulse to the bit to occur for a reduced duration. The reduced duration is less than three-fourths of the standard duration.Type: ApplicationFiled: April 29, 2011Publication date: November 1, 2012Applicant: Spansion LLCInventors: Allan PARKER, Matthew Ronald CROFT, Pedro A. SANCHEZ
-
Publication number: 20120275229Abstract: A memory module is provided. The memory module includes die packages and a charge pump that is external the die packages. Each die package includes a flash memory device, and each of the flash memory devices includes bit lines and memory cells coupled to the bit lines. The charge pump provides a charge pump voltage that is selectively provided to the bit lines in each flash memory device in each of the die packages.Type: ApplicationFiled: April 29, 2011Publication date: November 1, 2012Applicant: Spansion LLCInventors: Allan Parker, Ali Pourkeramati, Arthur Benjamin Oliver
-
Patent number: 8239732Abstract: Systems and/or methods that facilitate error correction of data are presented. An error correction code (ECC) control component facilitates enabling or disabling error correction of data being written to or read from memory, such as flash memory, based on ECC indicator data associated with a piece of data. The ECC control component can analyze data, parity code, and/or indicator data associated with the incoming data and/or data stored in the memory location where the incoming data is to be written to determine whether parity code can be written for the incoming data and/or whether error correction can be enabled with respect to the incoming data. Error correction can be enabled when an indicator bit associated with the data is unprogrammed (e.g., bit set to ‘1’ state) and can be disabled by programming the indicator bit (e.g., bit set to a ‘0’ state).Type: GrantFiled: October 30, 2007Date of Patent: August 7, 2012Assignee: Spansion LLCInventors: Tat Hin Tan, Ed Bautista, Bryan W. Hancock, Jackson Huang, Allan Parker
-
Patent number: 8117521Abstract: Methods for recycling unused error correction code (ECC) during flash memory programming, comprise generating ECC from user data to form a syndrome and storing the syndrome into volatile memory. ECC is re-encoded corresponding to the syndrome read from the memory with new user data. Re-encoding ECC comprises comparing new ECC with the most recent ECC of the previous syndrome, correcting a bit error in the new ECC, and indicating if the new ECC has failed.Type: GrantFiled: August 26, 2008Date of Patent: February 14, 2012Assignee: Spansion LLCInventors: Allan Parker, Tan Tat Hin, Murni Mohd-salleh, Edward V. Bautista, Jr.
-
Patent number: 8004888Abstract: Flash memory systems and methods for facilitating a single logical cell erasure in a flash memory device whereby logical cell mapping is changed from using a single physical cell to using pair physical cells, thereby creating a single program and erase entity as a single logical cell. By mapping two adjacent physical cells as a single logical cell, the flash memory device can be programmed and erased on a single bit or variable bit length basis with conventional technologies. Various operations can be performed on a flash device on a basis of the single program and erase entity.Type: GrantFiled: September 22, 2008Date of Patent: August 23, 2011Assignee: Spansion LLCInventor: Allan Parker
-
Publication number: 20110179195Abstract: An electronic device includes an input/output (I/O) interface and a plurality of memory elements comprising a non-volatile memory portion for storing a default firmware and a working memory portion having a firmware area. The device also includes a controller coupled to the I/O interface and the memory elements, where the controller is configured for operating the memory elements, according to the firmware area, and for monitoring the I/O interface. In the device, the controller is also configured for loading the default firmware into the firmware area when the controller is enabled and for granting access to the firmware area for loading an alternate firmware if a bypass code is detected at the I/O interface.Type: ApplicationFiled: January 20, 2010Publication date: July 21, 2011Applicant: Spansion LLCInventors: Sean Michael O'Mullan, Bradley E. Sundahl, Gregory Charles Yancey, Allan Parker, Arthur Benjamin Oliver, John Anthony Darilek
-
Publication number: 20110179319Abstract: An electronic device is provided including an input/output (I/O) interface, a plurality of memory elements, a controller coupled to the I/O interface and the plurality of memory elements. In the device, the controller configured for operating the plurality of memory elements during a normal operating mode of the electronic device, where responsive to receiving a command for replacing a selected memory sector in the electronic device during the normal operating mode, the controller is configured for identifying one or more available spare memory sectors in the electronic device and modifying at least one memory map in the electronic device to replace the selected memory sector with the one of the available spare memory sectors.Type: ApplicationFiled: January 20, 2010Publication date: July 21, 2011Applicant: Spansion LLCInventors: Allan Parker, Gregory Charles Yancey, Bradley E. Sundahl, Sean Michael O'Mullan, Arthur Benjamin Oliver, John Anthony Darilek
-
Publication number: 20110164452Abstract: Systems (100) and methods (600) for reading data from a memory device (106). The methods involve (606) receiving first read request signals (118, 120, 122, 126, 128) for first data stored in the memory device. In response to the first read request signals, (608) retrieving a first page of data from a cell array (268) of the memory device. The methods also involve (616) receiving second read request signals for second data stored in the memory device. (618) Next, a determination is made as to whether at least a portion of a memory address for the second data is the same as at least a respective portion of a memory address for the first data. (622) If it is determined that the respective portions of the memory addresses are the same, then a read access to the cell array is disabled.Type: ApplicationFiled: January 7, 2010Publication date: July 7, 2011Applicant: Spansion LLCInventor: Allan Parker
-
Patent number: 7907455Abstract: Aspects describe a system and method for using a high voltage state as an erase condition in a flash device. Logical cell mapping is changed from using a single physical memory cell to using two adjacent physical cells as a single logical cell, thereby creating a single program and erase entity. Logical cell erase, program, and/or read can be accomplished by using two channel regions in union. This combination can allow for single logical cell erasure in a flash device and the use of a high voltage state as an erased state. A default erased state can be a high voltage state. As a result, program operations can be performed by changing a voltage state of the single program and erase entity to a low voltage state, and erase operations can be performed by changing a voltage state of the single program and erase entity to a high voltage state.Type: GrantFiled: September 22, 2008Date of Patent: March 15, 2011Assignee: Spansion LLCInventor: Allan Parker
-
Patent number: 7881105Abstract: Flash memory systems and methodologies are provided herein for facilitating single logical cell erasure and quad or more bit storage in a flash device. The single logical cell erasure can be accomplished by employing a single program and erase entity as a single logical cell. The single program and erase entity is a combination of neighboring drain/source regions of two adjacent physical memory cells. By mapping two adjacent physical cells as a single logical cell, the flash memory device can be programmed and erased on a single bit or variable bit length basis. The memory cells can contain four or more data states, and each of the two adjacent memory cells in the single program and erase entity can be programmed independently from each other. As a result, the single program and erase entity can store four or more bits.Type: GrantFiled: September 22, 2008Date of Patent: February 1, 2011Assignee: Spansion LLCInventor: Allan Parker
-
Patent number: 7864596Abstract: Flash memory systems and methodologies are provided for providing multiple virtual ground decoding schemes in a flash device. The flash device can include sector configure registers for selecting a specific ground scheme at sector level. The sector configure registers can select a decoding scheme from multiple virtual ground decoding schemes including a conventional dual bit decoding scheme and a single program and erase entity decoding scheme. Since the single program and erase entity decoding scheme can emulate EEPROM functionality in a flash device, the combination of the conventional dual bit decoding scheme and the single program and erase entity decoding scheme can provide both dual bit high density storage and EEPROM emulation in a single flash device.Type: GrantFiled: September 22, 2008Date of Patent: January 4, 2011Assignee: Spansion LLCInventor: Allan Parker