Patents by Inventor AN-CHIH WU
AN-CHIH WU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240178536Abstract: A cross-coupling structure for dielectric cavity filters includes a base and a tuner. The base is communicated with plural resonant cavities, a side through hole and a blind hole, and has a first channel formed between two adjacent resonant cavities which are not used for producing cross-coupling, and a second channel the resonant cavities formed between two adjacent resonant cavities which are used for producing cross-coupling. The side through hole is penetrated through the base and communicated with the second channel. The blind hole is formed on a wall of the second channel and has an opening facing the side through hole. The tuner is entered into the second channel from the side through hole and extended into the blind hole and can be adjustably moved between the opening of the blind hole and the bottom of the blind hole to set a cross-coupling amount target value.Type: ApplicationFiled: November 30, 2022Publication date: May 30, 2024Applicant: Universal Microwave Technology, Inc.Inventors: TUNG-YI WU, SHENG-FENG YEH, WUN-KAI WU, SUNG-FAN LIU, CHIEN-CHIH LEE, JEN-TI PENG
-
Publication number: 20240177905Abstract: A gapless ferrite structure for circulator or isolator includes a first base having a first flange and a first limit slot surrounded by the first flange, a second base having a second flange and a second limit slot surrounded by the second flange, a ferrite with two ends accommodated in the first limit slot and the second limit slot respectively, two limit magnets installed on the first base and the second base respectively and configured to be corresponsive to the ferrite to generate an attraction force on the ferrite, and two sealing units configured between an end of the ferrite and the first limit slot and between the other end of the ferrite and the second limit slot respectively. In this way, a gapless structure can be formed on a signal transmission path in a circulator or isolator.Type: ApplicationFiled: November 30, 2022Publication date: May 30, 2024Applicant: Universal Microwave Technology, Inc.Inventors: TUNG-YI WU, SHENG-FENG YEH, WUN-KAI WU, SUNG-FAN LIU, CHIEN-CHIH LEE, JEN-TI PENG
-
Patent number: 11996276Abstract: An ion collector includes a plurality of segments and a plurality of integrators. The plurality of segments are physically separated from one another and spaced around a substrate support. Each of the segments includes a conductive element that is designed to conduct a current based on ions received from a plasma. Each of the plurality of integrators is coupled to a corresponding conductive element. Each of the plurality of integrators is designed to determine an ion distribution for a corresponding conductive element based, at least in part, on the current conducted at the corresponding conductive element. An example benefit of this embodiment includes the ability to determine how uniform the ion distribution is across a wafer being processed by the plasma.Type: GrantFiled: February 13, 2023Date of Patent: May 28, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Otto Chen, Chi-Ying Wu, Chia-Chih Chen
-
Patent number: 11996321Abstract: A method includes forming a conductive feature through a first dielectric layer, sequentially forming a second dielectric layer and a third dielectric layer over the first dielectric layer, and etching the third dielectric layer to form an opening. A first width of the opening at a top surface of the third dielectric layer is greater than a second width of the opening at a first interface between the third dielectric layer and the second dielectric layer. The method also includes etching the second dielectric layer until the opening extends to the conductive feature, thereby forming an enlarged opening, and forming a metal material in the enlarged opening. A third width of the enlarged opening at the first interface is equal to or less than a fourth width of the enlarged opening at a second interface between the second dielectric layer and the first dielectric layer.Type: GrantFiled: June 17, 2021Date of Patent: May 28, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Te-Chih Hsiung, Jyun-De Wu, Yi-Chun Chang, Yi-Chen Wang, Yuan-Tien Tu
-
Patent number: 11997066Abstract: A data transmission system and method thereof for edge computing are provided. A terminal mobile station international subscriber directory number (MSISDN) and a terminal IP of a target terminal are obtained with a domain name system (DNS) by a device providing communication services from the data transmission system. After data packets are sent to the data transmission system, if the target terminal is in an idle mode, a paging message is sent by a terminal wake-up module to enable the target terminal to return to a connected mode for communication. Before a connection is established between the data transmission system and the target terminal, downlink data packets can be temporarily stored, and the packets can be sent after the target terminal is in the connected mode. A computer readable medium for executing the data transmission method is also provided.Type: GrantFiled: January 9, 2023Date of Patent: May 28, 2024Assignee: CHUNGHWA TELECOM CO., LTD.Inventors: Yi-Hua Wu, Wei-Shan Lu, Kang-Hao Lo, Cheng-Yi Chien, Yueh-Feng Li, Ling-Chih Kao
-
Publication number: 20240170339Abstract: In a method of manufacturing a semiconductor device, an n-type source/drain epitaxial layer and a p-type source/drain epitaxial layer respectively formed, a dielectric layer is formed over the n-type source/drain epitaxial layer and the p-type source/drain epitaxial layer, a first opening is formed in the dielectric layer to expose a part of the n-type source/drain epitaxial layer and a second opening is formed in the dielectric layer to expose a part of the p-type source/drain epitaxial layer, and the n-type source/drain epitaxial layer and the p-type source/drain epitaxial layer respectively recessed. A recessing amount of the n-type source/drain epitaxial layer is different from a recessing amount of the p-type source/drain epitaxial layer.Type: ApplicationFiled: March 2, 2023Publication date: May 23, 2024Inventors: Te-Chih Hsiung, Yun-Hua Chen, Yang-Cheng Wu, Sheng-Hsun Fu, Wen-Kuo Hsieh, Chih-Yuan Ting, Huan-Just Lin, Bing-Sian Wu, Yi-Hsuan Chiu
-
Patent number: 11982019Abstract: A crystal growth doping apparatus and a crystal growth doping method are provided. The crystal growth doping apparatus includes a crystal growth furnace and a doping device that includes a feeding tube inserted to the furnace body along an oblique insertion direction, and a storage cover and a gate tube that are disposed in the feeding tube. The feeding tube extends from an outer surface thereof to form a placement opening, and the placement opening is recessed from an edge thereof to form an upper recessed portion and a lower recessed portion along the oblique insertion direction. The storage cover includes a storage tank and a handle. When the storage cover is disposed in the gate tube body, the gate tube body is configured to isolate an inner space of the feeding tube from the placement opening.Type: GrantFiled: May 27, 2022Date of Patent: May 14, 2024Assignee: GLOBALWAFERS CO., LTD.Inventors: Yu-Chih Chu, Tang-Chi Lin, Han-Sheng Wu, Hsien-Ta Tseng
-
Publication number: 20240148301Abstract: The present invention provides a smart wearable device, which is held on an upper body of a wearer by a plurality of contact pad sets, and has a connection unit, a first sensing module, a second sensing module, and an extension unit.Type: ApplicationFiled: November 7, 2022Publication date: May 9, 2024Inventors: Chien-Hsiang Chang, Yang-Cheng Lin, Wei-Chih Lien, Tseng-Ping Chiu, Pei-Yun Wu, Bo Liu
-
Publication number: 20240155292Abstract: An electronic device includes two speakers, a single functional chip, a parameter extraction circuit, an audio processing module, a gain adjusting circuit and a current detecting unit. The current detecting unit is disposed in the functional chip for detecting the driving current of the two speakers. The functional chip provides the driving voltage of the two speakers based on an output signal and converts the analogue current/voltages of the two speakers into digital current/voltages. The parameter extraction circuit acquires the parameter of each speaker based on the digital current/voltages. The audio processing module acquires the gains of various physical quantities based on the parameter of each speaker and determines the final gain of each physical quantity. The gain adjusting circuit provides the output signal by adjusting the gain of an input signal based on the final gain of each physical quantity.Type: ApplicationFiled: December 12, 2022Publication date: May 9, 2024Applicant: RICHTEK TECHNOLOGY CORP.Inventors: Tsung-Han Yang, Yen-Chih Wang, Ming-Jun Hsiao, Tsung-Nan Wu
-
Patent number: 11977756Abstract: A computer device, a setting method for a memory module, and a mainboard are provided. The computer device includes a memory module, a processor, and the mainboard. A basic input output system (BIOS) of the mainboard stores a custom extreme memory profile (XMP). When the processor executes the BIOS, so that the computer device displays a user interface (UI), the BIOS displays multiple default XMPs stored in the memory module and the custom XMP through the UI. The BIOS stores one of the default XMPs and the custom XMP to the memory module according to a selecting result of the one of the default XMPs and the custom XMP displayed on the UI.Type: GrantFiled: March 16, 2022Date of Patent: May 7, 2024Assignee: GIGA-BYTE TECHNOLOGY CO., LTD.Inventors: Chia-Chih Chien, Sheng-Liang Kao, Chen-Shun Chen, Chieh-Fu Chung, Hua-Yi Wu
-
Publication number: 20240138709Abstract: A care system monitoring method for sensing the movement state of a bedridden person is provided. The care system monitoring method includes the following stages. Initial-state information is sensed. A first warning signal is issued to remind the caregiver to perform a movement action on the bedridden person when the time that the bedridden person has been in the initial state exceeds the threshold period. First-state information (which is information that is collected when the bedridden person is in the first state) is sensed after completing the movement action. It is determined whether the bedridden person was moved correctly according to the initial-state information and the first-state information. The first-state information is reset as the initial-state information if it is determined that the bedridden person has been moved correctly. A second warning signal is issued if it is determined that the bedridden person has been moved incorrectly.Type: ApplicationFiled: September 7, 2023Publication date: May 2, 2024Inventors: Cheng-Hsu CHOU, Wei-Chih LIU, Fang-Iy WU
-
Publication number: 20240141939Abstract: A chassis quick release device includes a housing including a base with a connected sliding channel and accommodating space therein and a cover assembled with the base, a locking block linearly movably set in the accommodating space, and an operating handle having a rod body positioned on the sliding channel and a grip assembled with the rod body. The rod body has a cylindrical joint that corresponds to the grip and has a shaft groove defined therein. The grip is provided with a sleeve corresponding to the cylindrical joint and defining therein an accommodating cavity. Moving the operating handle in the direction of the housing causes the locking block to slide out from the accommodating space to form a locked state. Pulling the operating handle away from the housing causes the locking block to move linearly in a second direction to form an unlocked state.Type: ApplicationFiled: January 2, 2024Publication date: May 2, 2024Inventors: Ying-Chih TSENG, Ming-De WU, Ching-Kai CHANG
-
Publication number: 20240145571Abstract: In some embodiments, the present disclosure relates to an integrated circuit (IC) in which a memory structure comprises an inhibition layer inserted between two ferroelectric layers to create a tetragonal-phase dominant ferroelectric structure. In some embodiments, the ferroelectric structure includes a first ferroelectric layer, a second ferroelectric layer overlying the first ferroelectric layer, and a first inhibition layer disposed between the first and second ferroelectric layers and bordering the second ferroelectric layer. The first inhibition layer is a different material than the first and second ferroelectric layers.Type: ApplicationFiled: January 5, 2023Publication date: May 2, 2024Inventors: Po-Ting Lin, Yu-Ming Hsiang, Wei-Chih Wen, Yin-Hao Wu, Wu-Wei Tsai, Hai-Ching Chen, Yu-Ming Lin, Chung-Te Lin
-
Patent number: 11973055Abstract: In an embodiment, a device includes: a first wafer including a first substrate and a first interconnect structure, a sidewall of the first interconnect structure forming an obtuse angle with a sidewall of the first substrate; and a second wafer bonded to the first wafer, the second wafer including a second substrate and a second interconnect structure, the sidewall of the first substrate being laterally offset from a sidewall of the second substrate and a sidewall of the second interconnect structure.Type: GrantFiled: July 21, 2022Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yung-Chi Lin, Tsang-Jiuh Wu, Wen-Chih Chiou, Chen-Hua Yu
-
Publication number: 20240136199Abstract: A semiconductor device and a semiconductor manufacturing method thereof are provided. The semiconductor manufacturing method includes the following streps. A first semiconductor element with a first bonding film is formed. The first bonding film is formed on a first side of the first semiconductor element. The first semiconductor element and the first bonding film form a taper structure. The first bonding film forms a wide portion of the taper structure. The first semiconductor element forms a narrow portion of the taper structure. A second semiconductor element with a second bonding film is formed. The second bonding film is formed on the second semiconductor element. The first semiconductor element and the second semiconductor element are bonded by bonding the first bonding film and the second bonding film. An oxide layer is filled to surround the first semiconductor element and the first bonding film.Type: ApplicationFiled: January 20, 2023Publication date: April 25, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yung-Chi LIN, Tsang-Jiuh WU, Wen-Chih CHIOU
-
Publication number: 20240136299Abstract: A package includes an interposer structure free of any active devices. The interposer structure includes an interconnect device; a dielectric film surrounding the interconnect device; and first metallization pattern bonded to the interconnect device. The package further includes a first device die bonded to an opposing side of the first metallization pattern as the interconnect device and a second device die bonded to a same side of the first metallization pattern as the first device die. The interconnect device electrically connects the first device die to the second device die.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: Wei-Yu Chen, Chun-Chih Chuang, Kuan-Lin Ho, Yu-Min Liang, Jiun Yi Wu
-
Patent number: 11964881Abstract: A method for making iridium oxide nanoparticles includes dissolving an iridium salt to obtain a salt-containing solution, mixing a complexing agent with the salt-containing solution to obtain a blend solution, and adding an oxidating agent to the blend solution to obtain a product mixture. A molar ratio of a complexing compound of the complexing agent to the iridium salt is controlled in a predetermined range so as to permit the product mixture to include iridium oxide nanoparticles.Type: GrantFiled: July 27, 2020Date of Patent: April 23, 2024Assignee: NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Pu-Wei Wu, Yi-Chieh Hsieh, Han-Yi Wang, Kuang-Chih Tso, Tzu-Ying Chan, Chung-Kai Chang, Chi-Shih Chen, Yu-Ting Cheng
-
Patent number: 11967526Abstract: A method includes depositing a dielectric cap over a gate structure. A source/drain contact is formed over a source/drain region adjacent to the gate structure. A top of the dielectric cap is oxidized. After oxidizing the top of the dielectric cap, an etch stop layer is deposited over the dielectric cap and an interlayer dielectric (ILD) layer over the etch stop layer. The ILD layer and the etch stop layer are etched to form a via opening extending though the ILD layer and the etch stop layer. A source/drain via is filled in the via opening.Type: GrantFiled: March 26, 2021Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Te-Chih Hsiung, Peng Wang, Jyun-De Wu, Huan-Just Lin
-
Patent number: 11968856Abstract: Exemplary subpixel structures include a directional light-emitting diode structure characterized by a full-width-half-maximum (FWHM) of emitted light having a divergence angle of less than or about 10°. The subpixel structure further includes a lens positioned a first distance from the light-emitting diode structure, where the lens is shaped to focus the emitted light from the light-emitting diode structure. The subpixel structure still further includes a patterned light absorption barrier positioned a second distance from the lens. The patterned light absorption barrier defines an opening in the barrier, and the focal point of the light focused by the lens is positioned within the opening. The subpixels structures may be incorporated into a pixel structure, and pixel structures may be incorporated into a display that is free of a polarizer layer.Type: GrantFiled: October 4, 2021Date of Patent: April 23, 2024Assignee: Applied Materials, Inc.Inventors: Chung-Chih Wu, Po-Jui Chen, Hoang Yan Lin, Guo-Dong Su, Wei-Kai Lee, Chi-Jui Chang, Wan-Yu Lin, Byung Sung Kwak, Robert Jan Visser
-
Patent number: D1029837Type: GrantFiled: March 23, 2021Date of Patent: June 4, 2024Assignee: ASUSTeK COMPUTER INC.Inventors: Jau-Yi Wu, Ming-Chih Huang, Tong-Shen Hsiung