Patents by Inventor Anatoli B. Stein
Anatoli B. Stein has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10938400Abstract: A broadband digitizer for an applied broadband analog input signal SA(t). The digitizer includes a low frequency analog-to-digital converter (LF ADC) channel and a high frequency analog-to-digital converter (HF ADC) channel, an input splitter coupled to respective inputs to the LF ADC channel HF ADC channels, a frequency divider, and a combining unit. Low frequency portions of SA(t) are digitized to digital signal SDLF[n] in the LF ADC channel and high frequency portions of SA(t) are digitized to digital signal SDHF[n] in the HF ADC channel. The combining unit combines the digital signals SDLF[n] and SDHF[n] to form distortion-reduced SD[n], corresponding to SA(t). Front ends of the LF ADC channel and HF ADC channel reduce level-caused distortions, and the combining unit reduces ADC frequency-caused, time-position-caused, and interpolation-caused distortions.Type: GrantFiled: July 20, 2020Date of Patent: March 2, 2021Assignee: GUZIK TECHNICAL ENTERPRISESInventors: Anatoli B. Stein, Valeriy Serebryanskiy, Vladislav Anatolievich Klimov, Sergey Konshin
-
Patent number: 10924130Abstract: A real time digital trigger detection channel includes an event detector, a pulse former, a low pass filter, an analog-to-digital converter (ADC) and a Discrete Fourier Transform (DFT) processor coupled in series. The event detector is responsive to an applied input signal and the presence of information requiring digital trigger generation. The pulse former generates a pre-determined, limited length, stable pulse signal which is applied to an anti-aliasing, pulse shaping low pass filter. The resultant shaped pulse signal is converted to a sequence of sample values by the ADC, which in turn are applied to the DFT processor, which in turn calculates a discrete Fourier transform of the output sequence of ADC samples, performing trigger position calculation based on values determined by the DFT processor.Type: GrantFiled: April 27, 2020Date of Patent: February 16, 2021Assignee: Guzik Technical EnterprisesInventors: Valeriy Serebryanskiy, Alexander Taratorin, Anatoli B. Stein
-
Patent number: 10749541Abstract: A digital equalizer with reduced number of multipliers for correction of the frequency responses of an interleaved analog-to-digital-converter (ADC) is disclosed. An exemplary interleaved analog to digital converter with digital equalization includes at least one composite ADC including M time-interleaved sub-ADCs, and an equalization configuration deploying a Pre-FIR transformers unit, a FIRs assembly unit, and a Post-FIR transformers unit. The FIRs assembly unit includes a finite impulse response (FIR) filter network which is operative pursuant to a Fast Filtering Algorithm as an alternative to a conventional finite impulse response network, enabling a reduction of the number of multipliers compared to conventional FIR filter-based equalization networks for ADCs.Type: GrantFiled: January 7, 2020Date of Patent: August 18, 2020Assignee: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Semen P. Volfbeyn, Valeriy Serebryanskiy
-
Patent number: 10534018Abstract: A method and apparatus for resolving time base-generated errors from sampling scope-based measurements. Mutually synchronized repetitive waveform-to-be-analyzed signals (WAS) and repetitive sinusoidal reference signals (RS) are respectively applied to a first channel and a second channel of a sampling scope. A time base generator applies a sampling signal to the first and second channels. An average sine wave period Tav for k samples of RS is determined, followed by determination of phase error ?k for each of the k samples, corresponding to phase differences between an ideal sine wave signal and the applied reference sinusoidal signal. Time base error values dk for k samples are calculated from dk=?k*Tav/2?. Error values dk correct time base errors in the sampling signal, and the WAS is re-sampled at sampling times adjusted by dk.Type: GrantFiled: January 16, 2019Date of Patent: January 14, 2020Assignee: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Alexander Taratorin, Valeriy Serebryanskiy
-
Patent number: 10355706Abstract: A method and system for calibrating a time-interleaved digital to analog converter (DAC) provides equalization of frequency response misalignments in sub-DACs forming the DAC. In a calibration mode, test signals are applied to an DAC and output amplitudes and phases of are measured. From the measured values, complex values of the gains of the respective sub-DACs. hm(F) are determined and a specified target frequency response T(F) for a tandem connection equalizer-DAC is determined. For each of a plurality of test frequencies, complex values of equalizer gains Eqm are determined from Eqm(F)=T(F)/hm(F), to form equalizing frequency responses. Sets of equalizing coefficients Cm(p) pursuant to discrete Fourier transforms on Eqm(F). In an operation mode, a digital input signal is transformed input into an equalized digital signal E(n) through use of the sets of equalizing coefficients Cm(p).Type: GrantFiled: November 28, 2018Date of Patent: July 16, 2019Assignee: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Semen P. Volfbeyn, Alexander Taratorin, Valeriy Serebryanskiy
-
Patent number: 10305707Abstract: A digital down-converter with baseband equalization comprises a composite analog-to-digital converter (ADC) adapted to convert an applied RF analog signal to be processed to a digital signal, and then down-convert the digital signal to a baseband frequency region, and then perform equalization on the down-converted digital signal, thereby reducing distortions caused by introduction of spurious signals by the ADC.Type: GrantFiled: April 23, 2018Date of Patent: May 28, 2019Assignee: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Semen P. Volfbeyn, Alexander Taratorin
-
Patent number: 9933467Abstract: Measurement of group delay for a device under test (DUT). A test signal includes (i) a low frequency sine wave fLF, (ii) sine wave harmonics at a high frequency fHF, (iii) L pairs of sideband components at frequencies k·fHF±2·fLF, where k odd, and M pairs of sideband components at frequencies k·fHF±fLF, where k is even. At DUT output, (i) phase ?LF at frequency fLF is measured, (ii) both sideband phase ?right(k) at frequencies k·fHF+2·fLF and phase ?left(k) at frequencies k·fHF?2·fLF for odd k, are measured, and (iii) both sideband phases ?right(k) at frequencies k·fHF+fLF and ?left(k) at frequencies k·fHF?fLF for even k, are measured. Group delay ?k at frequencies k·FHF, are determined from: ?k=(?right(k)??left(k)?4·?L)/(4·fLF) for k odd, and ?k=(?right(k)??left(k)?2·?L)/(2·fLF) for k even.Type: GrantFiled: September 16, 2016Date of Patent: April 3, 2018Assignee: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Alexander Taratorin, Semen P. Volfbeyn
-
Publication number: 20180080965Abstract: Measurement of group delay for a device under test (DUT). A test signal includes (i) a low frequency sine wave fLF, (ii) sine wave harmonics at a high frequency fHF, (iii) L pairs of sideband components at frequencies k·fHF±2·fLF, where k odd, and M pairs of sideband components at frequencies k·fHF±fLF, where k is even. At DUT output, (i) phase ?LF at frequency fLF is measured, (ii) both sideband phase ?right(k) at frequencies k·fHF+2·fLF and phase ?left(k) at frequencies k·fHF?2·fLF for odd k, are measured, and (iii) both sideband phases ?right(k) at frequencies k·fHF+fLF and ?left(k) at frequencies k·fHF?fLF for even k, are measured. Group delay ?k at frequencies k·FHF, are determined from: ?k=(?right(k)??left(k)?4·?L)/(4·fLF) for k odd, and ?k=(?right(k)??left(k)?2·?L)/(2·fLF) for k even.Type: ApplicationFiled: September 16, 2016Publication date: March 22, 2018Applicant: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Alexander Taratorin, Semen P. Volfbeyn
-
Patent number: 9748967Abstract: A method and apparatus for processing a periodic analog signal using a composite ADC including a time interleaved set of sub-ADCs, to produce a replica signal representative of the analog signal, wherein the replica signal is characterized by suppression of additive noise on the periodic analog signal, and correction of sub-ADC-caused distortions. Streams of samples from the respective sub-ADCs are accumulated separately for respective positions in signal periods of the periodic analog signal to provide sub-replicas. Fourier transforms of the replicas are determined for the different sub-ADCs, and those Fourier transforms are averaged to obtain a mean Fourier transform. Frequency responses of the sub-ADCs are corrected by dividing the mean Fourier transform by the respective sub-ADC frequency responses. An averaged replica of the signal period is obtained by determining an inverse Fourier transform of the corrected mean Fourier transform.Type: GrantFiled: March 2, 2017Date of Patent: August 29, 2017Assignee: Guzik Technical EnterprisesInventors: Valeriy Serebryanskiy, Anatoli B. Stein
-
Publication number: 20170141786Abstract: A digital down converter with an equalizer translates an ADC output signal to a low frequency spectral region, followed by decimation. All operations of correction of the processed signal are carried out with a reduced sampling rate compared with sampling rates of the prior art. Equalization is performed only in a frequency pass band of the down converter. The achieved reduction of the required computation resources is sufficient to enable the down converter with equalization to operate in a real time mode.Type: ApplicationFiled: August 5, 2016Publication date: May 18, 2017Applicant: Guzik Technical EnterprisesInventors: Semen P. Volfbeyn, Anatoli B. Stein, Alexander Taratorin
-
Patent number: 9641191Abstract: A digital down converter with an equalizer translates an ADC output signal to a low frequency spectral region, followed by decimation. All operations of correction of the processed signal are carried out with a reduced sampling rate compared with sampling rates of the prior art. Equalization is performed only in a frequency pass band of the down converter. The achieved reduction of the required computation resources is sufficient to enable the down converter with equalization to operate in a real time mode.Type: GrantFiled: August 5, 2016Date of Patent: May 2, 2017Assignee: Guzik Technical EnterprisesInventors: Semen P. Volfbeyn, Anatoli B. Stein, Alexander Taratorin
-
Patent number: 9634679Abstract: A digital down converter with equalization includes a composite ADC that performs demodulation of a received analog signal, converting the signal into in phase baseband signal and quadrature baseband signal. Equalization is performed to correct for misalignment of the frequency responses of the sub-ADCs in the composite ADC. In a form, ADC output signals are applied to a mixer array to frequency down-shift the digital form of the input signal, followed by digital filtering to effect convolutions of portions of the digital form of the input signal with a set of convolution coefficients determined so that the net processing is mathematically equivalent to down conversion with equalization. In another form, the ADC output signals are directly applied to a digital filter to effect both frequency down-shifting and convolutions, with filter coefficients determined so that the net processing is mathematically equivalent to down conversion with equalization.Type: GrantFiled: August 19, 2016Date of Patent: April 25, 2017Assignee: Guzik Technical EnterprisesInventors: Anatoli B. Stein, Semen P. Volfbeyn, Alexander Taratorin, Igor Tarnikov, Valeriy Serebryanskiy
-
Patent number: 9506951Abstract: Digital signal acquisition system is triggered when an input waveform matches a known reference waveform. This is achieved by calculating a stream of error metric values defined as a sum of absolute values of differences between incoming and reference samples. An error metric is calculated using only byte operations, which is advantageous for hardware implementation. A waveform trigger is determined by a sample index corresponding to a minimum value of the error metric and corresponds to a best match between input and reference waveforms. A waveform trigger is used for synchronous averaging and estimating time domain noise voltage. A reference waveform updates in poor SNR conditions to provide robust estimates of time domain noise by reducing reference waveform jitter.Type: GrantFiled: January 11, 2016Date of Patent: November 29, 2016Assignee: Guzik Technical EnterprisesInventors: Alexander Taratorin, Anatoli B. Stein, Lauri Viitas, Igor Tarnikov
-
Patent number: 9450598Abstract: A two-stage digital down-conversion device for optimal detection of varying RF pulses incorporates a front end analog to digital converter (ADC), which samples an input RF signal and performs a first stage digital down conversion in wide bandwidth by means of two digital local oscillator multipliers, low pass filters and decimators. A stream of first stage quadrature I and Q samples is analyzed by a first stage I/Q processor. The I/Q processor generates an RF pulse trigger based on a first-stage envelope signal, center frequency and frequency span data which are used for a second stage narrow band digital down-conversion. The second stage digital down-conversion is based on mixing the first stage I and Q data samples with a second stage local oscillator, further low pass filtering and decimation using a second bandwidth.Type: GrantFiled: January 11, 2016Date of Patent: September 20, 2016Assignee: Guzik Technical EnterprisesInventors: Alexander Taratorin, Anatoli B. Stein, Lauri Viitas, Igor Tarnikov
-
Publication number: 20160241253Abstract: A two-stage digital down-conversion device for optimal detection of varying RF pulses incorporates a front end analog to digital converter (ADC), which samples an input RF signal and performs a first stage digital down conversion in wide bandwidth by means of two digital local oscillator multipliers, low pass filters and decimators. A stream of first stage quadrature I and Q samples is analyzed by a first stage I/Q processor. The I/Q processor generates an RF pulse trigger based on a first-stage envelope signal, center frequency and frequency span data which are used for a second stage narrow band digital down-conversion. The second stage digital down-conversion is based on mixing the first stage I and Q data samples with a second stage local oscillator, further low pass filtering and decimation using a second bandwidth.Type: ApplicationFiled: January 11, 2016Publication date: August 18, 2016Inventors: Alexander Taratorin, Anatoli B. Stein, Lauri Viitas, Igor Tarnikov
-
Publication number: 20160231357Abstract: Digital signal acquisition system is triggered when an input waveform matches a known reference waveform. This is achieved by calculating a stream of error metric values defined as a sum of absolute values of differences between incoming and reference samples. An error metric is calculated using only byte operations, which is advantageous for hardware implementation. A waveform trigger is determined by a sample index corresponding to a minimum value of the error metric and corresponds to a best match between input and reference waveforms. A waveform trigger is used for synchronous averaging and estimating time domain noise voltage. A reference waveform updates in poor SNR conditions to provide robust estimates of time domain noise by reducing reference waveform jitter.Type: ApplicationFiled: January 11, 2016Publication date: August 11, 2016Inventors: Alexander Taratorin, Anatoli B. Stein, Lauri Viitas, Igor Tarnikov
-
Patent number: 9344301Abstract: An acquisition device includes an analog to digital converter (ADC) composed of multiple interleaved ADCs (sub-ADCs), which receives an analog signal which is converted to digital form. The digitized signal is processed seriatim by a pre-(or trigger-) equalizer, an acquisition memory and a post-(or memory) equalizer. In a calibration mode, frequency responses of the respective sub-ADCs are determined and trigger coefficients are determined for application to the trigger equalizer to effect a preliminary equalization of the digitized signal sufficient to permit operation of the trigger processor in an acquisition mode. Memory coefficients are determined based on residual frequency responses of the sub-ADCs, for application to the memory equalizer. A trigger processor is responsive to the trigger equalizer to select a subset of samples of the digitized signal for loading to the acquisition memory.Type: GrantFiled: May 29, 2015Date of Patent: May 17, 2016Assignee: Guzik Technical EnterprisesInventors: Nahum Guzik, Anatoli B. Stein, Semen P. Volfbeyn, Igor Tarnikov
-
Publication number: 20150349983Abstract: An acquisition device includes an analog to digital converter (ADC) composed of multiple interleaved ADCs (sub-ADCs), which receives an analog signal which is converted to digital form. The digitized signal is processed seriatim by a pre-(or trigger-) equalizer, an acquisition memory and a post-(or memory) equalizer. In a calibration mode, frequency responses of the respective sub-ADCs are determined and trigger coefficients are determined for application to the trigger equalizer to effect a preliminary equalization of the digitized signal sufficient to permit operation of the trigger processor in an acquisition mode. Memory coefficients are determined based on residual frequency responses of the sub-ADCs, for application to the memory equalizer. A trigger processor is responsive to the trigger equalizer to select a subset of samples of the digitized signal for loading to the acquisition memory.Type: ApplicationFiled: May 29, 2015Publication date: December 3, 2015Applicant: GUZIK TECHNICAL ENTERPRISESInventors: Nahum Guzik, Anatoli B. Stein, Semen P. Volfbeyn, Igor Tarnikov
-
Patent number: 9172388Abstract: An analog to digital conversion device with DC offset mismatch compensation comprises a composite analog to digital converter (ADC) consisting of N interleaved sub-ADCs, a DC offset accumulator, an averaging unit, a subtraction unit, and a compensation unit. The ADC generates a stream of digital samples corresponding to signal values at an analog input to the ADC. The digital stream is a combination of N partial signals produced by the respective sub-ADCs. The DC offset accumulator measures and stores DC offsets of the respective partial signals. The averaging unit calculates an average value of DC offsets of the respective N partial signals. The subtraction unit is responsive to the DC offsets of the respective partial signals and the average value of the DC offsets, to produce a signal representative of the differences between the values arriving at a DC offset input and the value arriving at an average value input.Type: GrantFiled: June 10, 2015Date of Patent: October 27, 2015Assignee: GUZIK TECHNICAL ENTERPRISESInventors: Anatoli B. Stein, Semen P. Volfbeyn
-
Patent number: 9148162Abstract: A digital down converter with equalization includes an analog to digital converter (ADC), a frequency divider, an FIR-decimator-I, an FIR-decimator-Q and a frequency corrector. In operation, after some preprocessing, the FIR-decimator-I performs signal transformation equivalent to a sequence of equalization, multiplication of the processed signal by a sine wave of a conversion frequency and low pass filtering, and the FIR-decimator-Q performs signal transformation equivalent to a sequence of equalization, multiplication of the processed signal by a sine wave of conversion frequency with a phase shift of 90° and low pas filtering. The transformed signals are applied to the frequency corrector, which provides a frequency shift of predetermined value with respect to a nominal carrier frequency of the applied analog input signal and generates an In-Phase output and a Quadrature output.Type: GrantFiled: January 13, 2015Date of Patent: September 29, 2015Assignee: GUZIK TECHNICAL ENTERPRISESInventors: Anatoli B. Stein, Semen P. Volfbeyn