Patents by Inventor Andrew C. Russell
Andrew C. Russell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10013192Abstract: An integrated circuit (IC) device including a first memory device, a second memory device stacked with the first memory device, and one or more memory controllers configured to detect a first error in data stored in the first memory device at a first physical location in the IC device, and upon detecting the first error, determine whether there is a second error in data stored in the second memory device in a second physical location in the IC device near the first physical location.Type: GrantFiled: August 17, 2016Date of Patent: July 3, 2018Assignee: NXP USA, Inc.Inventor: Andrew C. Russell
-
Publication number: 20180052615Abstract: An integrated circuit (IC) device including a first memory device, a second memory device stacked with the first memory device, and one or more memory controllers configured to detect a first error in data stored in the first memory device at a first physical location in the IC device, and upon detecting the first error, determine whether there is a second error in data stored in the second memory device in a second physical location in the IC device near the first physical location.Type: ApplicationFiled: August 17, 2016Publication date: February 22, 2018Inventor: ANDREW C. RUSSELL
-
Patent number: 9823962Abstract: In a memory having a memory array, a method includes reading read data from the memory array, and detecting a first bit error in the read data. The method further includes checking all bitcells in a radial search region about the first bit error. The radial search region is defined by a search radius which indicates a number of concentric rings of bitcells physically surrounding the first bit error in the memory array.Type: GrantFiled: April 22, 2015Date of Patent: November 21, 2017Assignee: NXP USA, Inc.Inventor: Andrew C. Russell
-
Publication number: 20160314038Abstract: In a memory having a memory array, a method includes reading read data from the memory array, and detecting a first bit error in the read data. The method further includes checking all bitcells in a radial search region about the first bit error. The radial search region is defined by a search radius which indicates a number of concentric rings of bitcells physically surrounding the first bit error in the memory array.Type: ApplicationFiled: April 22, 2015Publication date: October 27, 2016Inventor: ANDREW C. RUSSELL
-
Patent number: 9400711Abstract: A content addressable memory (CAM) includes a first entry which includes one or more bits, a second entry which includes one or more bits, first comparison circuitry configured to compare each bit of a comparand to a corresponding bit of the one or more bits of the first entry and to provide a hit/miss indicator in response thereto, and second comparison circuitry configured to compare each bit of the one or more bits of the first entry to a corresponding bit of the one or more bits of the second entry and to provide a fault indicator in response thereto.Type: GrantFiled: April 14, 2014Date of Patent: July 26, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, Mihir A. Pandya, Andrew C. Russell
-
Patent number: 9367475Abstract: The rows of a cache are generally maintained in a low power state. In response to a memory access operation, the data processor predicts a plurality of cache rows that may be targeted by the operation, and transitions each of the plurality of cache rows to an active state to prepare them for access. The plurality of cache rows are predicted based on speculatively decoding a portion of a base address and a corresponding portion of an offset without performing a full addition of the portions. Because a full addition is not performed, the speculative decoding can be performed at sufficient speed to allow the set of rows to be transitioned to the active state before full decoding of the memory address is completed. The cache row associated with the memory address is therefore ready for access when decoding is complete, maintaining low latency for cache accesses.Type: GrantFiled: April 5, 2012Date of Patent: June 14, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Ravindraraj Ramaraju, David R. Bearden, Andrew C. Russell
-
Patent number: 9367437Abstract: A method includes: receiving a first plurality of consecutive bits from a base operand, wherein a MSB of the first plurality of consecutive bits from the base operand is a LSB of a second plurality of consecutive bits from the base operand; and receiving a first plurality of consecutive bits from an offset operand, wherein a MSB of the first plurality of consecutive bits from the offset operand is a LSB of a second plurality of consecutive bits from the offset operand. The method includes summing the first plurality of consecutive bits from the base operand with the first plurality of consecutive bits from the offset operand to generate a sum value; and allowing access to one of a plurality of memory arrays and disabling access to the remainder of the plurality of memory arrays when a lesser significant bit to a MSB of the sum value equals zero.Type: GrantFiled: March 15, 2013Date of Patent: June 14, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Andrew C. Russell, Ravindraraj Ramaraju
-
Patent number: 9317087Abstract: In accordance with at least one embodiment, column level power control granularity is provided to control a low power state of a memory using a drowsy column control bit to control the low power state at an individual column level to protect the memory from weak bit failure. In accordance with at least one embodiment, a method of using a dedicated row of bit cells in a memory array is provided wherein each bit in the row controls the low power state of a respective column in the array. A special control signal is used to access the word line, and the word line is outside of the regular word line address space. A mechanism is provided to designate the weak bit column and set the control bit corresponding to that particular column to disable the drowsy/low power state for that column.Type: GrantFiled: November 29, 2012Date of Patent: April 19, 2016Inventors: Ravindraraj Ramaraju, Jianan Yang, Mark W. Jetton, Thomas W. Liston, George P. Hoekstra, Andrew C. Russell
-
Patent number: 9310829Abstract: A system comprises a first plurality of flip-flop circuits, a second plurality of flip-flop circuits, and a gating control module. At a first processor frequency, gating of clock signals is enabled for the first and second plurality of flip-flop circuits. At a second processor frequency, gating of a first of the clock signals is disabled for the first plurality of flip-flop circuits and gating of a second of the clock signals is enabled for the second plurality of flip-flop circuits.Type: GrantFiled: June 27, 2013Date of Patent: April 12, 2016Assignee: Freescale Semiconductor, Inc.Inventor: Andrew C. Russell
-
Patent number: 9224439Abstract: A memory having a memory array having a plurality of word lines, a plurality of bit cells coupled to the word lines, and a plurality of control memory cells coupled to the word lines. Each word line of the plurality of word lines has a control memory cell coupled thereto and each control memory cell has an output. The memory also has a plurality of logic circuits coupled to the plurality of word lines. The output of each control memory cell is coupled to a corresponding one of the plurality of logic circuits. The plurality of logic circuits prevents access to the word line selected by a row address if the output of the control memory cell coupled to the selected word line is in a first logic state.Type: GrantFiled: June 29, 2012Date of Patent: December 29, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Ravindraraj Ramaraju, George P. Hoekstra, Andrew C. Russell
-
Publication number: 20150293810Abstract: A content addressable memory (CAM) includes a first entry which includes one or more bits, a second entry which includes one or more bits, first comparison circuitry configured to compare each bit of a comparand to a corresponding bit of the one or more bits of the first entry and to provide a hit/miss indicator in response thereto, and second comparison circuitry configured to compare each bit of the one or more bits of the first entry to a corresponding bit of the one or more bits of the second entry and to provide a fault indicator in response thereto.Type: ApplicationFiled: April 14, 2014Publication date: October 15, 2015Inventors: RAVINDRARAJ RAMARAJU, Mihir A. Pandya, Andrew C. Russell
-
Patent number: 9141451Abstract: A method for minimizing soft error rates within caches by configuring a cache with certain sections to correspond to bitcell topologies that are more resistant to soft errors and then using these sections to store modified data.Type: GrantFiled: January 8, 2013Date of Patent: September 22, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Andrew C. Russell, Ravindraraj Ramaraju
-
Patent number: 9141552Abstract: A method for minimizing soft error rates within caches by configuring a cache with a certain way which is more resistant to soft errors and then using this way to store modified data. In certain embodiments, the memory is made more soft error resistant by increasing a voltage across bitcells of the cache.Type: GrantFiled: January 8, 2013Date of Patent: September 22, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Andrew C. Russell, Ravindraraj Ramaraju
-
Patent number: 9117498Abstract: A memory device includes a plurality of sense amplifiers, an array of memory cells including a first subset of memory cells, and a plurality of word lines. Each word line is coupled to each memory cell in a respective row of the memory cells and each row of the memory cells includes one memory cell of the first subset of memory cells. Each of a plurality of control word lines is coupled to a respective one of the memory cells in the first subset of memory cells and each of the memory cells in the first subset of memory cells generates a sense amplifier control signal coupled to control operation of a respective one of the plurality of sense amplifiers.Type: GrantFiled: March 14, 2013Date of Patent: August 25, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, George P. Hoekstra, Andrew C. Russell
-
Patent number: 9087702Abstract: Edge coupling of semiconductor dies. In some embodiments, a semiconductor device may include a first semiconductor die, a second semiconductor die disposed in a face-to-face configuration with respect to the first semiconductor die, and an interposer arranged between the first semiconductor and second semiconductor dies, the interposer having an edge detent configured to allow an electrical coupling between the first and second semiconductor dies. In other embodiments, a method may include coupling a first semiconductor die to a surface of an interposer where an edge of the interposer includes detents and the first semiconductor die includes a first pad aligned with a first detent, coupling a second semiconductor die to an opposite surface of the interposer where the first and second semiconductor dies are in a face-to-face configuration and the second semiconductor die includes a second pad aligned with a second detent, and coupling the first and second pads together.Type: GrantFiled: September 4, 2013Date of Patent: July 21, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Tim V. Pham, Michael B. McShane, Perry H. Pelley, Andrew C. Russell, James R. Guajardo
-
Patent number: 9081693Abstract: A method for controlling a memory scrubbing rate based on content of the status bit of a tag array of a cache memory. More specifically, the tag array of a cache memory is scrubbed at smaller interval than the scrubbing rate of the storage arrays of the cache. This increased scrubbing rate is in appreciation for the importance of maintaining integrity of tag data. Based on the content of the status bit of the tag array which indicates modified, the corresponding data entry in the cache storage array is scrubbed accordingly. If the modified bit is set, then the entry in the storage array is scrubbed after processing the tag entry. If the modified bit is not set, then the storage array is scrubbed at a predetermined scrubbing interval.Type: GrantFiled: August 17, 2012Date of Patent: July 14, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, William C. Moyer, Andrew C. Russell
-
Patent number: 9081719Abstract: A method for minimizing soft error rates within caches by controlling a memory scrubbing rate selectively for a cache memory at an individual bank level. More specifically, the disclosure relates to maintaining a predetermined sequence and process of storing all modified information of a cache in a subset of ways of the cache, based upon for example, a state of a modified indication within status information of a cache line. A cache controller includes a memory scrubbing controller which is programmed to scrub the subset of the ways with the modified information at a smaller interval (i.e., more frequently) compared to the rest of the ways with clean information (i.e., information where the information stored within the main memory is coherent with the information stored within the cache).Type: GrantFiled: August 17, 2012Date of Patent: July 14, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, William C. Moyer, Andrew C. Russell
-
Publication number: 20150061097Abstract: Edge coupling of semiconductor dies. In some embodiments, a semiconductor device may include a first semiconductor die, a second semiconductor die disposed in a face-to-face configuration with respect to the first semiconductor die, and an interposer arranged between the first semiconductor and second semiconductor dies, the interposer having an edge detent configured to allow an electrical coupling between the first and second semiconductor dies. In other embodiments, a method may include coupling a first semiconductor die to a surface of an interposer where an edge of the interposer includes detents and the first semiconductor die includes a first pad aligned with a first detent, coupling a second semiconductor die to an opposite surface of the interposer where the first and second semiconductor dies are in a face-to-face configuration and the second semiconductor die includes a second pad aligned with a second detent, and coupling the first and second pads together.Type: ApplicationFiled: September 4, 2013Publication date: March 5, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Michael B. McShane, Perry H. Pelley, Andrew C. Russell, James R. Guajardo
-
Publication number: 20150006944Abstract: A system comprises a first plurality of flip-flop circuits, a second plurality of flip-flop circuits, and a gating control module. At a first processor frequency, gating of clock signals is enabled for the first and second plurality of flip-flop circuits. At a second processor frequency, gating of a first of the clock signals is disabled for the first plurality of flip-flop circuits and gating of a second of the clock signals is enabled for the second plurality of flip-flop circuits.Type: ApplicationFiled: June 27, 2013Publication date: January 1, 2015Inventor: ANDREW C. RUSSELL
-
Publication number: 20140281291Abstract: A method includes: receiving a first plurality of consecutive bits from a base operand, wherein a MSB of the first plurality of consecutive bits from the base operand is a LSB of a second plurality of consecutive bits from the base operand; and receiving a first plurality of consecutive bits from an offset operand, wherein a MSB of the first plurality of consecutive bits from the offset operand is a LSB of a second plurality of consecutive bits from the offset operand. The method includes summing the first plurality of consecutive bits from the base operand with the first plurality of consecutive bits from the offset operand to generate a sum value; and allowing access to one of a plurality of memory arrays and disabling access to the remainder of the plurality of memory arrays when a lesser significant bit to a MSB of the sum value equals zero.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Andrew C. Russell, Ravindraraj Ramaraju