Patents by Inventor Ankur CHAUHAN
Ankur CHAUHAN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190394699Abstract: The present disclosure relates to a communication method and system for converging a 5th-generation (5G) communication system for supporting higher data rates beyond a 4th-generation (4G) system with a technology for internet of things (IoT). The present disclosure may be applied to intelligent services based on 5G communication technology and IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. A system and a method for routing a data packet to a user equipment (UE) in a long term evolution-wireless local area network (LTE-WLAN) aggregation are provided. The system includes an evolved node B (eNB) with a packet data convergence protocol (PDCP) adaptation layer that adds a header to the data packet.Type: ApplicationFiled: September 4, 2019Publication date: December 26, 2019Inventors: Anshuman NIGAM, Ankur CHAUHAN, Rangaraj Manavalan KARTHIK
-
Patent number: 10422818Abstract: An electronic device comprises: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled to the second terminal of the power transistor; and a first resistor integrated in the first semiconductor die, the first resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the first resistor comprising a first terminal and a second terminal, wherein the first terminal of the first resistor is coupled to the first terminal of the sense transistor.Type: GrantFiled: December 30, 2017Date of Patent: September 24, 2019Assignee: Texas Instruments IncorporatedInventors: Tikno Harjono, Vijay Krishnamurthy, Min Chu, Kuntal Joardar, Gary Eugene Daum, Subrato Roy, Vinayak Hegde, Ankur Chauhan, Sathish Vallamkonda, Md Abidur Rahman, Eung Jung Kim
-
Patent number: 10412652Abstract: The present disclosure relates to a communication method and system for converging a 5th-generation (5G) communication system for supporting higher data rates beyond a 4th-generation (4G) system with a technology for internet of things (IoT). The present disclosure may be applied to intelligent services based on 5G communication technology and IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. A system and a method for routing a data packet to a user equipment (UE) in a long term evolution-wireless local area network (LTE-WLAN) aggregation are provided. The system includes an evolved node B (eNB) with a packet data convergence protocol (PDCP) adaptation layer that adds a header to the data packet.Type: GrantFiled: April 8, 2016Date of Patent: September 10, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Anshuman Nigam, Ankur Chauhan, Rangaraj Manavalan Karthik
-
Patent number: 10361695Abstract: An apparatus includes: a first power transistor having a first current conduction path coupled between an input for receiving a supply voltage and a node and a first gate terminal coupled to a first gate control signal; a second power transistor having a second current conduction path coupled between the node and an output terminal for supplying a load current to a load; and a second gate terminal coupled to a second gate control signal; and a current sense transistor having a third gate terminal coupled to the first gate control signal, and outputting a sense current. The apparatus further includes: a differential amplifier having an output signal, and a feedback transistor having a gate terminal coupled to the output signal of the differential amplifier; and a resistor coupled between a monitor node and ground.Type: GrantFiled: June 6, 2018Date of Patent: July 23, 2019Assignee: Texas Instruments IncorporatedInventors: Ankur Chauhan, Sudheer Prasad, Md. Abidur Rahman, Subrato Roy
-
Patent number: 10348280Abstract: An example current limiting apparatus comprises a first transistor to carry a first current; a sense transistor coupled to the first transistor, the sense transistor to carry a sense current that is a function of the first current; a first amplifier coupled to the first transistor and the sense transistor, the amplifier to achieve a common voltage potential on terminals of the first and the sense transistors; a second amplifier coupled to the first amplifier and the sense transistor, the second amplifier to control the first and sense transistors based on the sense current; and a circuit coupled to the first and second amplifiers, the circuit to control an input to the second amplifier based on an input to the first amplifier such that a current limit of the first transistor remains below a programmed current limit of the first transistor.Type: GrantFiled: December 28, 2017Date of Patent: July 9, 2019Assignee: Texas Instruments IncorporatedInventors: Ankur Chauhan, Subrato Roy
-
Publication number: 20190204361Abstract: An electronic device comprises: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled to the second terminal of the power transistor; and a first resistor integrated in the first semiconductor die, the first resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the first resistor comprising a first terminal and a second terminal, wherein the first terminal of the first resistor is coupled to the first terminal of the sense transistor.Type: ApplicationFiled: December 30, 2017Publication date: July 4, 2019Inventors: Tikno HARJONO, Vijay KRISHNAMURTHY, Min CHU, Kuntal JOARDAR, Gary Eugene DAUM, Subrato ROY, Vinayak HEGDE, Ankur CHAUHAN, Sathish VALLAMKONDA, Md Abidur RAHMAN, Eung Jung KIM
-
Patent number: 10142884Abstract: The present disclosure relates to a pre-5th-Generation (5G) or 5G communication system to be provided for supporting higher data rates Beyond 4th-Generation (4G) communication system such as Long Term Evolution (LTE). The method for achieving very high data rates in wireless communication systems is provided. The method comprises receiving protocol data units (PDUs) by receiving units, providing the received PDUs to processing units, processing the received PDUs by the processing units for extracting service data units (SDUs), providing the extracted SDUs to a sorting unit, processing the received SDUs by the sorting unit to derive one or more lists of sequentially contiguous SDUs, providing the derived lists of sequentially contiguous SDUs to a window processing unit, and processing the derived list of sequentially contiguous SDUs by the window processing unit for sending the in-sequence SDUs to a delivery unit.Type: GrantFiled: February 23, 2015Date of Patent: November 27, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Ankur Chauhan, Vadlapudi Tirumala SreeHariVara Prasad, Ranjeet Kumar Patro, Anshuman Nigam, Anil Agiwal
-
Publication number: 20180287602Abstract: An apparatus includes: a first power transistor having a first current conduction path coupled between an input for receiving a supply voltage and a node and a first gate terminal coupled to a first gate control signal; a second power transistor having a second current conduction path coupled between the node and an output terminal for supplying a load current to a load; and a second gate terminal coupled to a second gate control signal; and a current sense transistor having a third gate terminal coupled to the first gate control signal, and outputting a sense current. The apparatus further includes: a differential amplifier having an output signal, and a feedback transistor having a gate terminal coupled to the output signal of the differential amplifier; and a resistor coupled between a monitor node and ground.Type: ApplicationFiled: June 6, 2018Publication date: October 4, 2018Inventors: Ankur Chauhan, Sudheer Prasad, Md. Abidur Rahman, Subrato Roy
-
Publication number: 20180262184Abstract: An example current limiting apparatus comprises a first transistor to carry a first current; a sense transistor coupled to the first transistor, the sense transistor to carry a sense current that is a function of the first current; a first amplifier coupled to the first transistor and the sense transistor, the amplifier to achieve a common voltage potential on terminals of the first and the sense transistors; a second amplifier coupled to the first amplifier and the sense transistor, the second amplifier to control the first and sense transistors based on the sense current; and a circuit coupled to the first and second amplifiers, the circuit to control an input to the second amplifier based on an input to the first amplifier such that a current limit of the first transistor remains below a programmed current limit of the first transistor.Type: ApplicationFiled: December 28, 2017Publication date: September 13, 2018Inventors: Ankur CHAUHAN, Subrato ROY
-
Publication number: 20180262199Abstract: In some examples, a device comprises a first driver coupled to a first node, the first node to couple to a first load external to the device. The device comprises a second driver coupled to a second node, the second node coupled to a second load internal to the device. The device comprises a comparison circuit having an inverting input coupled to the first node and a non-inverting input coupled to the second node. Sizes of the second driver and the second load are configured proportionately to sizes of the first driver and the first load, respectively.Type: ApplicationFiled: January 17, 2018Publication date: September 13, 2018Inventors: Ankur CHAUHAN, Abhrarup BARMAN ROY
-
Patent number: 10014851Abstract: An apparatus includes: a first power transistor having a first current conduction path coupled between an input for receiving a supply voltage and a node and a first gate terminal coupled to a first gate control signal; a second power transistor having a second current conduction path coupled between the node and an output terminal for supplying a load current to a load; and a second gate terminal coupled to a second gate control signal; and a current sense transistor having a third gate terminal coupled to the first gate control signal, and outputting a sense current. The apparatus further includes: a differential amplifier having an output signal, and a feedback transistor having a gate terminal coupled to the output signal of the differential amplifier; and a resistor coupled between a monitor node and ground.Type: GrantFiled: November 2, 2016Date of Patent: July 3, 2018Assignee: Texas Instruments IncorporatedInventors: Ankur Chauhan, Sudheer Prasad, Md. Abidur Rahman, Subrato Roy
-
Publication number: 20180123578Abstract: An apparatus includes: a first power transistor having a first current conduction path coupled between an input for receiving a supply voltage and a node and a first gate terminal coupled to a first gate control signal; a second power transistor having a second current conduction path coupled between the node and an output terminal for supplying a load current to a load; and a second gate terminal coupled to a second gate control signal; and a current sense transistor having a third gate terminal coupled to the first gate control signal, and outputting a sense current. The apparatus further includes: a differential amplifier having an output signal, and a feedback transistor having a gate terminal coupled to the output signal of the differential amplifier; and a resistor coupled between a monitor node and ground.Type: ApplicationFiled: November 2, 2016Publication date: May 3, 2018Inventors: Ankur Chauhan, Sudheer Prasad, Md. Abidur Rahman, Subrato Roy
-
Publication number: 20170280353Abstract: The present disclosure relates to a pre-5th-Generation (5G) or 5G communication system to be provided for supporting higher data rates Beyond 4th-Generation (4G communication system such as Long Term Evolution (LTE). The method for achieving very high data rates in wireless communication systems is provided. The method comprises receiving protocol data units (PDUs) by receiving units, providing the received PDUs to processing units, processing the received PDUs by the processing units for extracting service data units (SDUs), providing the extracted SDUs to a sorting unit, processing the received SDUs by the sorting unit to derive one or more lists of sequentially contiguous SDUs, providing the derived lists of sequentially contiguous SDUs to a window processing unit, and processing the derived list of sequentially contiguous SDUs by the window processing unit for sending the in-sequence SDUs to a delivery unit.Type: ApplicationFiled: February 23, 2015Publication date: September 28, 2017Inventors: Ankur Chauhan, Vadlapudi Tirumala SreeHariVara Prasad, Ranjeet Kumar Patro, Anshuman Nigam, Anil Agiwal
-
Publication number: 20170215122Abstract: The present disclosure relates to a communication method and system for converging a 5th-generation (5G) communication system for supporting higher data rates beyond a 4th-generation (4G) system with a technology for internet of things (IoT). The present disclosure may be applied to intelligent services based on 5G communication technology and IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. A system and a method for routing a data packet to a user equipment (UE) in a long term evolution-wireless local area network (LTE-WLAN) aggregation are provided. The system includes an evolved node B (eNB) with a packet data convergence protocol (PDCP) adaptation layer that adds a header to the data packet.Type: ApplicationFiled: April 8, 2016Publication date: July 27, 2017Inventors: Anshuman NIGAM, Ankur CHAUHAN, Rangaraj Manavalan KARTHIK