Patents by Inventor Annette Sanger
Annette Sanger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9660037Abstract: In an embodiment, a method includes forming an adhesion promotion layer on at least portions of a conductive surface arranged on a Group III nitride-based semiconductor layer, applying a resist layer to the adhesion promotion layer such that regions of the conductive surface are uncovered by the adhesion promotion layer and the resist layer, applying by electroplating a conductive layer to the regions of the conductive surface uncovered by the adhesion promotion layer and the resist layer, and removing the resist layer and removing the adhesion promotion layer.Type: GrantFiled: December 15, 2015Date of Patent: May 23, 2017Assignee: Infineon Technologies Austria AGInventors: Arno Zechmann, Annette Sanger, Ulrike Fastner, Beate Weissnicht, Stefan Krivec
-
Patent number: 7273790Abstract: Fabricating a trench capacitor with an insulation collar in a substrate, which is electrically connected thereto on one side through a buried contact, in particular, for a semiconductor memory cell with a planar selection transistor in the substrate and connected through the buried contact, includes providing a trench using an opening in a hard mask, providing a capacitor dielectric in lower and central trench regions, the collar in central and upper trench regions, and a conductive filling at least as far as the insulation collar topside, completely filling the trench with a filling material, carrying out STI trench fabrication process, removing the filling material and sinking the filling to below the collar topside, forming an insulation region on one side above the collar; uncovering a connection region on a different side above the collar, and forming the buried contact by depositing and etching back a metallic filling.Type: GrantFiled: July 27, 2004Date of Patent: September 25, 2007Assignee: Infineon Technologies AGInventors: Stephan Kudelka, Martin Popp, Harald Seidl, Annette Sänger
-
Patent number: 7199414Abstract: The stress-reduced layer system has at least one first layer of polycrystalline or single-crystal semiconductor material, which adjoins a microcrystalline or amorphous, conducting or insulating second layer. The semiconductor layer is doped with at least two dopants of the same conductivity type, of which at least one is suitable for reducing mechanical stresses at the interface. The stress-reduced layer system, in a further embodiment, has at least one first layer of semiconductor material, conducting or insulating material and at least one conducting or insulating second layer. A further semiconductor layer, which is doped with at least one dopant that is suitable for reducing mechanical stresses at the interface between the second layer and the first layer, is arranged between the first layer and the second layer or it is applied to the surface of the first layer or the second layer that is opposite from the interface.Type: GrantFiled: February 17, 2004Date of Patent: April 3, 2007Assignee: Infineon Technologies AGInventors: Matthias Goldbach, Bernhard Sell, Annette Sänger
-
Patent number: 7129173Abstract: A semiconductor substrate is provided, on which there is arranged a first layer, a second layer and a third layer. The third layer is, for example, a resist mask that is used to pattern the second layer. The second layer is, for example, a patterned hard mask used to pattern the first layer. Then, the third layer is removed and a fourth layer is deposited. The fourth layer is, for example, an insulator that fills the trenches which have been formed in the first layer. Then, the fourth layer is planarized by a CMP step. The planarization is continued and the second layer, which is, for example, a hard mask, is removed from the first layer together with the fourth layer. The fourth layer remains in place in a trench which is arranged in the first layer.Type: GrantFiled: August 27, 2003Date of Patent: October 31, 2006Assignee: Infineon Technologies AGInventors: Heike Drummer, Franz Kreupl, Annette Sänger, Manfred Engelhardt, Bernhard Sell, Peter Thieme
-
Patent number: 7078309Abstract: The invention provides methods which can be used to structure even precious metal electrodes with conventional CMP steps, in particular with the aid of conventional slurries such as are already used to structure non-precious metals. Owing to the formation of an alloy, the chemically active components of the slurry are capable of attacking the additive to the precious metal in the alloy, as a result of which the surface of the alloy layer is roughened and the mechanical removal of the precious metal is increased.Type: GrantFiled: December 11, 2000Date of Patent: July 18, 2006Assignee: Infineon Technologies AGInventors: Gerhard Beitel, Annette Sänger, Walter Hartner
-
Publication number: 20060073659Abstract: The present invention relates to a novel method for fabricating a storage capacitor designed as a trench or a stacked capacitor and is used in particular in a DRAM memory cell. The method includes steps of forming a lower, metallic capacitor electrode, a storage dielectric and an upper capacitor electrode. The lower, metallic capacitor electrode is formed in a self-aligned manner on a silicon base material in such a way that uncovered silicon regions are first produced at locations at which the lower capacitor electrode will be formed, and then metal silicide is selectively formed on the uncovered silicon regions.Type: ApplicationFiled: November 22, 2005Publication date: April 6, 2006Inventors: Bernhard Sell, Annette Sanger, Dirk Schumann
-
Patent number: 6998307Abstract: The present invention relates to a novel method for fabricating a storage capacitor designed as a trench or a stacked capacitor and is used in particular in a DRAM memory cell. The method includes steps of forming a lower, metallic capacitor electrode, a storage dielectric and an upper capacitor electrode. The lower, metallic capacitor electrode is formed in a self-aligned manner on a silicon base material in such a way that uncovered silicon regions are first produced at locations at which the lower capacitor electrode will be formed, and then metal silicide is selectively formed on the uncovered silicon regions.Type: GrantFiled: August 26, 2003Date of Patent: February 14, 2006Assignee: Infineon Technologies AGInventors: Bernhard Sell, Annette Sänger, Dirk Schumann
-
Patent number: 6987295Abstract: A trench capacitor for use in a DRAM memory cell contains a lower capacitor electrode, a storage dielectric, and an upper capacitor electrode, which are at least partially disposed in a trench. The lower capacitor electrode adjoins, in a lower trench region, a wall of the trench, while in the upper trench region there is a spacer layer that adjoins a wall of the trench and is made from an insulating material. The upper electrode contains at least three layers, a first layer disposed in the trench on the storage dielectric and containing doped polysilicon, a second layer disposed on the first layer and containing metal-silicide, and a third layer disposed on the second layer and containing doped polysilicon. The layers of the upper electrode in each case extending along the walls and the base of the trench up to at least the upper edge of the spacer layer.Type: GrantFiled: August 28, 2003Date of Patent: January 17, 2006Assignee: Infineon Technologies AGInventors: Bernhard Sell, Annette Sänger, Dirk Schumann
-
Patent number: 6916704Abstract: An upper capacitor electrode of a trench capacitor of a DRAM memory cell is formed at least in part as a result of a plurality of metal-containing layers being deposited one on top of another and in each case being conditioned after they have been deposited. In this way, the internal stress of the electrode layer can be reduced, and therefore a breaking strength and a resistance to leakage currents of the trench capacitor can be increased.Type: GrantFiled: June 12, 2002Date of Patent: July 12, 2005Assignee: Infineon Technologies AGInventors: Martin Gutsche, Bernhard Sell, Annette Sänger, Harald Seidl
-
Publication number: 20050127421Abstract: A semiconductor module is described which is essentially constructed from a silicon material and has an insulation layer for example in the form of a gate insulation layer or a MOS transistor or in the form of an insulation layer of a memory cell for a dynamic memory module. The insulation layer preferably comprises a dielectric material whose band gap is greater than the band gap of SiO2. To construct the insulation layer, use is made of materials which have a metal-fluorine compound, such as e.g. lithium fluoride. Particularly thin insulation layers are provided by the material described.Type: ApplicationFiled: January 16, 2003Publication date: June 16, 2005Applicant: Infineon Technologies AGInventors: Harald Seidl, Jorn Lutzen, Gerhard Beitel, Thomas Hecht, Annette Sanger, Albert Birner
-
Publication number: 20050079679Abstract: A method for fabricating a trench capacitor in a semiconductor substrate with a low-impedance inner electrode for use in memory cells of memory devices. A separating layer is provided on a dielectric layer in the active region of the trench capacitor. Afterward, a low-impedance inner electrode made of metal or a metal compound is introduced both in the active region and in the collar region lined with an insulation layer.Type: ApplicationFiled: August 18, 2004Publication date: April 14, 2005Inventors: Harald Seidl, Annette Sanger, Stephan Kudelka, Martin Gutsche
-
Publication number: 20050026384Abstract: Fabricating a trench capacitor with an insulation collar in a substrate, which is electrically connected thereto on one side through a buried contact, in particular, for a semiconductor memory cell with a planar selection transistor in the substrate and connected through the buried contact, includes providing a trench using an opening in a hard mask, providing a capacitor dielectric in lower and central trench regions, the collar in central and upper trench regions, and a conductive filling at least as far as the insulation collar topside, completely filling the trench with a filling material, carrying out STI trench fabrication process, removing the filling material and sinking the filling to below the collar topside, forming an insulation region on one side above the collar; uncovering a connection region on a different side above the collar, and forming the buried contact by depositing and etching back a metallic filling.Type: ApplicationFiled: July 27, 2004Publication date: February 3, 2005Inventors: Stephan Kudelka, Martin Popp, Harald Seidl, Annette Sanger
-
Patent number: 6797613Abstract: Tungsten silicide layers are formed on a substrate and a semiconductor component has deep trench capacitors with a filling of tungsten silicide. The tungsten silicide layers are deposited on the substrate at a temperature of less than 400° C. and at a pressure of less than 10 torr from the vapor phase. The vapor phase hs a tungsten-containing precursor substance and a silicon-containing precursor substance. The molar ratio of the silicon-containing precursor compound to the tungsten-containing precursor compound in the vapor phase is selected to be greater than 500.Type: GrantFiled: July 16, 2002Date of Patent: September 28, 2004Assignee: Infineon Technologies AGInventors: Bernhard Sell, Annette Sänger, Georg Schulze-Icking
-
Publication number: 20040159873Abstract: The stress-reduced layer system has at least one first layer of polycrystalline or single-crystal semiconductor material, which adjoins a microcrystalline or amorphous, conducting or insulating second layer. The semiconductor layer is doped with at least two dopants of the same conductivity type, of which at least one is suitable for reducing mechanical stresses at the interface. The stress-reduced layer system, in a further embodiment, has at least one first layer of semiconductor material, conducting or insulating material and at least one conducting or insulating second layer. A further semiconductor layer, which is doped with at least one dopant that is suitable for reducing mechanical stresses at the interface between the second layer and the first layer, is arranged between the first layer and the second layer or it is applied to the surface of the first layer or the second layer that is opposite from the interface.Type: ApplicationFiled: February 17, 2004Publication date: August 19, 2004Inventors: Matthias Goldbach, Bernhard Sell, Annette Sanger
-
Patent number: 6774005Abstract: At least a partial layer of an upper capacitor electrode is formed by metal carbide, preferably by a transition metal carbide. In one embodiment, the metal carbide layer is formed by depositing an alternating sequence of metal-containing layers and carbon-containing layers on top of one another and then subjecting them to a heat treatment, in such a manner that they mix with one another. The patterning of the layer sequence can be carried out before the carbide formation step.Type: GrantFiled: July 26, 2002Date of Patent: August 10, 2004Assignee: Infineon Technologies AGInventors: Martin Gutsche, Peter Moll, Bernhard Sell, Annette Sänger, Harald Seidl
-
Publication number: 20040147074Abstract: The present invention relates to a novel method for fabricating a storage capacitor designed as a trench or a stacked capacitor and is used in particular in a DRAM memory cell. The method includes steps of forming a lower, metallic capacitor electrode, a storage dielectric and an upper capacitor electrode. The lower, metallic capacitor electrode is formed in a self-aligned manner on a silicon base material in such a way that uncovered silicon regions are first produced at locations at which the lower capacitor electrode will be formed, and then metal silicide is selectively formed on the uncovered silicon regions.Type: ApplicationFiled: August 26, 2003Publication date: July 29, 2004Inventors: Bernhard Sell, Annette Sanger, Dirk Schumann
-
Publication number: 20040048479Abstract: A semiconductor substrate is provided, on which there is arranged a first layer, a second layer and a third layer. The third layer is, for example, a resist mask that is used to pattern the second layer. The second layer is, for example, a patterned hard mask used to pattern the first layer. Then, the third layer is removed and a fourth layer is deposited. The fourth layer is, for example, an insulator that fills the trenches which have been formed in the first layer. Then, the fourth layer is planarized by a CMP step. The planarization is continued and the second layer, which is, for example, a hard mask, is removed from the first layer together with the fourth layer. The fourth layer remains in place in a trench which is arranged in the first layer.Type: ApplicationFiled: August 27, 2003Publication date: March 11, 2004Inventors: Heike Drummer, Franz Kreupl, Annette Sanger, Manfred Engelhardt, Bernhard Sell, Peter Thieme
-
Publication number: 20040036102Abstract: A trench capacitor for use in a DRAM memory cell contains a lower capacitor electrode, a storage dielectric, and an upper capacitor electrode, which are at least partially disposed in a trench. The lower capacitor electrode adjoins, in a lower trench region, a wall of the trench, while in the upper trench region there is a spacer layer that adjoins a wall of the trench and is made from an insulating material. The upper electrode contains at least two layers, of which at least one is metallic, with the proviso that the upper electrode does not contain two layers of which the lower layer is tungsten silicide and the upper layer is doped polysilicon. The layers of the upper electrode in each case extending along the walls and the base of the trench up to at least the upper edge of the spacer layer.Type: ApplicationFiled: August 28, 2003Publication date: February 26, 2004Inventors: Bernhard Sell, Annette Sanger, Dirk Schumann
-
Patent number: 6686265Abstract: A capacitor electrode is produced with an underlying barrier structure. A barrier incorporation layer is used and a CMP (chemical mechanical polishing) process is employed in order to produce the barrier structure. The capacitor electrode with an underlying barrier structure is produced by depositing a barrier layer on a semiconductor substrate; forming a barrier structure from the barrier layer with a lithographic mask and an etching step; depositing a barrier incorporation layer covering the barrier structure and surrounding regions; and removing the barrier incorporation layer with chemical mechanical polishing until the barrier structure is uncovered, to thereby form the capacitor electrode above the barrier structure.Type: GrantFiled: April 22, 2002Date of Patent: February 3, 2004Assignee: Infineon Technologies AGInventors: Gerhard Beitel, Annette Sänger, Igor Kasko
-
Patent number: 6542054Abstract: An acoustic mirror is described which is formed of at least one first insulating layer, a first metal layer disposed thereon, a second insulating layer disposed thereon and a second metal layer disposed thereon. An auxiliary layer is produced on the first insulating layer whereby a recess extending as far as the first insulating layer is created therein. The first metal layer is substantially deposited and removed by chemical/mechanical polishing until the parts of the first metal layer disposed outside the recess are no longer present. The second metal layer is also produced in a recess with the aid of chemical/mechanical polishing. More than two insulating layers and two metal layers can be provided. The first metal layer and the second metal layer can be produced in the same recess.Type: GrantFiled: April 1, 2002Date of Patent: April 1, 2003Assignee: Infineon Technologies AGInventors: Robert Aigner, Stephan Marksteiner, Hans-Jorg Timme, Lüder Elbrecht, Annette Sänger