Patents by Inventor Anthony D. Weathers
Anthony D. Weathers has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11403031Abstract: A method for data retrieval includes receiving a set of probability metrics. A set of probability metrics is received for each one of a plurality of read values, and each probability metric of the set of probability metrics corresponds to a statistical likelihood that the read value is representative of one of a number of symbols. The symbols define a set of allowed transitions between a number of states, and a series of successive allowed transitions between states define allowed paths between the states. The method further includes determining a survival path between the states. The survival path is based on an accumulation of probability metrics corresponding to the statistical likelihood that successive ones of the plurality of read values are representative of successive ones of the symbols defining each transition in the survival path. The method further includes decoding a symbol stream based on the survival path.Type: GrantFiled: November 13, 2019Date of Patent: August 2, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Anthony D. Weathers, Majid Anaraki Nemati, Pablo A. Ziperovich
-
Publication number: 20210141558Abstract: A method for data retrieval includes receiving a set of probability metrics. A set of probability metrics is received for each one of a plurality of read values, and each probability metric of the set of probability metrics corresponds to a statistical likelihood that the read value is representative of one of a number of symbols. The symbols define a set of allowed transitions between a number of states, and a series of successive allowed transitions between states define allowed paths between the states. The method further includes determining a survival path between the states. The survival path is based on an accumulation of probability metrics corresponding to the statistical likelihood that successive ones of the plurality of read values are representative of successive ones of the symbols defining each transition in the survival path. The method further includes decoding a symbol stream based on the survival path.Type: ApplicationFiled: November 13, 2019Publication date: May 13, 2021Inventors: Anthony D. WEATHERS, Majid Anaraki NEMATI, Pablo A. ZIPEROVICH
-
Patent number: 9135106Abstract: A method for calibrating read levels in a flash memory device is provided. The method includes receiving read information from flash memory in response to a read command, assigning soft information to the received read information, determining an error signal based on the assigned soft information, determining a read level offset based on the error signal, and adjusting a read level in the flash memory by the determined read level offset.Type: GrantFiled: May 21, 2013Date of Patent: September 15, 2015Assignee: HGST TECHNOLOGIES SANTA ANA, INC.Inventors: Anthony D. Weathers, Richard D. Barndt, Xinde Hu
-
Patent number: 9136011Abstract: A system and method for generating reliability information, such as “soft information,” from a flash memory device is disclosed. A plurality of memory cells are read by a data storage controller at a first read level to obtain a plurality of program values. On an error indicator being received in connection with reading the plurality of memory cells, the plurality of memory cells are read one or more times at one or more different read levels to categorize the plurality of memory cells into two or more cell program regions. A confidence value is then assigned to each memory cell based on a corresponding cell program region for the memory cell, the confidence value being representative of a likelihood that the memory cell is programmed to a corresponding program value read at the first read level.Type: GrantFiled: March 15, 2013Date of Patent: September 15, 2015Assignee: HGST Technologies Santa Ana, Inc.Inventors: Anthony D. Weathers, Richard D. Barndt, Xinde Hu
-
Patent number: 9117529Abstract: Aspects of the subject technology relate to a method for reading information stored in a flash memory device. In some implementations, the method can include steps including, obtaining a first read signal of a first cell, wherein the first cell is located in a first word line and a first bit line in the flash memory device, obtaining a programming level of a second cell, wherein the second cell is located in a second word line and the first bit line, and wherein the second word line is adjacent to the first word line. In certain aspects, the method may further comprise steps for obtaining decoding information for the first cell based on the programming level of the second cell. A data storage system and article of manufacture are also provided.Type: GrantFiled: December 21, 2012Date of Patent: August 25, 2015Assignee: HGST Technologies Santa Ana, Inc.Inventors: Seyhan Karakulak, Majid Nemati Anaraki, Anthony D. Weathers, Richard D. Barndt
-
Patent number: 8656256Abstract: Disclosed is an apparatus and method for operating a multi-level cell (MLC) flash memory circuit. Data is read from a memory block of a plurality of memory blocks in the MLC flash memory circuit, wherein each of the plurality of memory blocks can operate in one of at least three modes of operation comprising an MLC mode, a single-level cell (SLC) mode and a defective mode, and wherein the memory block is initially operating in the MLC mode. Error correction is performed on the read data to correct read errors in the read data. A determination is made if a number of bits corrected by the error correction exceeds a predetermined threshold value. If the number of bits corrected by the error correction exceeds the predetermined threshold value, the operating mode of the memory block is switched from the MLC mode to the SLC mode.Type: GrantFiled: July 6, 2011Date of Patent: February 18, 2014Assignee: STEC, Inc.Inventors: Anthony D. Weathers, Richard D. Barndt, Ashot Melik-Martirosian
-
Patent number: 8656263Abstract: A method and system for storing data in a multi-level cell (MLC) flash memory device are described. The method includes receiving data for storage in the flash memory device, the flash memory device comprising an array of MLC flash memory cells, and encoding the received data into non-binary symbols according to a trellis-coded modulation scheme. The method further includes writing each of the non-binary symbols to a respective flash memory cell set, wherein each flash memory cell set comprises a plurality of MLC flash memory cells.Type: GrantFiled: May 27, 2011Date of Patent: February 18, 2014Assignee: STEC, Inc.Inventors: Xinde Hu, Anthony D. Weathers, Richard D. Barndt
-
Patent number: 8605501Abstract: Disclosed is an system and method for determining a probability that a memory cell was programmed to a certain input level. An output level is received from a memory cell and a probability is determined that the output level corresponds to each of a plurality of programming levels. Each probability is determined as a function of the output level, a mean value of a distribution corresponding to the programming level, and a variance from the mean value with the variance being determined by a relative position of the output level with respect to the mean value. A probability value is generated as a function of the plurality of determined probabilities and then provided for use at a demodulator.Type: GrantFiled: July 5, 2011Date of Patent: December 10, 2013Assignee: STEC, Inc.Inventors: Xinde Hu, Richard D. Barndt, Anthony D. Weathers
-
Publication number: 20130318422Abstract: A method for calibrating read levels in a flash memory device is provided. The method includes receiving read information from flash memory in response to a read command, assigning soft information to the received read information, determining an error signal based on the assigned soft information, determining a read level offset based on the error signal, and adjusting a read level in the flash memory by the determined read level offset.Type: ApplicationFiled: May 21, 2013Publication date: November 28, 2013Applicant: STEC, Inc.Inventors: Anthony D. Weathers, Richard D. Barndt, Xinde Hu
-
Publication number: 20130290612Abstract: A system and method for generating reliability information (aka “soft information”) from a flash memory device is disclosed. A plurality of memory cells are read by a data storage controller at a first read level to obtain a plurality of program values. On an error indicator being received in connection with reading the plurality of memory cells, the plurality of memory cells are read one or more times at one or more different read levels to categorize the plurality of memory cells into two or more cell program regions. A confidence value is then assigned to each memory cell based on a corresponding cell program region for the memory cell, the confidence value being representative of a likelihood that the memory cell is programmed to a corresponding program value read at the first read level.Type: ApplicationFiled: March 15, 2013Publication date: October 31, 2013Applicant: STEC, Inc.Inventors: Anthony D. Weathers, Richard D. Barndt, Xinde Hu
-
Patent number: 8493791Abstract: Aspects of the subject technology encompass a method for retrieving information stored in flash memory. In certain implementations, the method can include operations for reading a plurality of memory cells in a word line, generating a plurality of read signals based on the reading of the plurality of memory cells and identifying, from among the plurality of read signals, a first read signal associated with a first memory cell and a second read signal associated with a second memory cell, wherein the first memory cell is adjacent to the second memory cell in the word line. In certain aspects, the method can further include operations for generating an output for the first memory cell, wherein the output is based on the first and second read signals. A data storage system and article of manufacture are also provided.Type: GrantFiled: December 21, 2012Date of Patent: July 23, 2013Assignee: STEC, Inc.Inventors: Seyhan Karakulak, Anthony D. Weathers, Richard D. Barndt
-
Patent number: 8484519Abstract: The subject disclosure describes a method for reducing a sector error rate in a flash memory device, the method comprising, identifying a first program verify level having a first value, selecting an adjustment value for the first program verify level and programming the adjustment value to the first program verify level to replace the first value and to shift a first programming distribution associated with the first program verify level, wherein the shift in the first programming distribution is associated with a decrease in a sector error rate, wherein the shift in the first programming distribution is associated with an increase in a bit error rate. A flash storage device and computer-readable media are also provided.Type: GrantFiled: July 19, 2012Date of Patent: July 9, 2013Assignee: STEC, Inc.Inventors: Anthony D. Weathers, Richard D. Barndt, Xinde Hu
-
Publication number: 20130047044Abstract: The subject disclosure describes a method for reducing a sector error rate in a flash memory device, the method comprising, identifying a first program verify level having a first value, selecting an adjustment value for the first program verify level and programming the adjustment value to the first program verify level to replace the first value and to shift a first programming distribution associated with the first program verify level, wherein the shift in the first programming distribution is associated with a decrease in a sector error rate, wherein the shift in the first programming distribution is associated with an increase in a bit error rate. A flash storage device and computer-readable media are also provided.Type: ApplicationFiled: July 19, 2012Publication date: February 21, 2013Applicant: STEC, Inc.Inventors: Anthony D. Weathers, Richard D. Barndt, Xinde Hu
-
Publication number: 20130047045Abstract: The subject disclosure provides a method for generating a read-level error signal, comprising, correcting a plurality of bits read from a flash memory, determining a first error rate of a first error type corrected in the bits and determining a second error rate of a second error type corrected in the bits. In certain aspects, methods of the subject technology further provides steps for comparing the first error rate with the second error rate and generating a read-level error signal based on the comparison of the first error rate and the second error rate. A decoder and flash storage device are also provided.Type: ApplicationFiled: August 13, 2012Publication date: February 21, 2013Applicant: STEC, Inc.Inventors: Xinde Hu, Anthony D. Weathers, Richard D. Barndt
-
Publication number: 20120240006Abstract: A method and system for storing data in a multi-level cell (MLC) flash memory device are described. The method includes receiving data for storage in the flash memory device, the flash memory device comprising an array of MLC flash memory cells, and encoding the received data into non-binary symbols according to a trellis-coded modulation scheme. The method further includes writing each of the non-binary symbols to a respective flash memory cell set, wherein each flash memory cell set comprises a plurality of MLC flash memory cells.Type: ApplicationFiled: May 27, 2011Publication date: September 20, 2012Applicant: STEC, Inc.Inventors: Xinde Hu, Anthony D. Weathers, Richard D. Barndt
-
Publication number: 20120240012Abstract: Disclosed is an apparatus and method for operating a multi-level cell (MLC) flash memory circuit. Data is read from a memory block of a plurality of memory blocks in the MLC flash memory circuit, wherein each of the plurality of memory blocks can operate in one of at least three modes of operation comprising an MLC mode, a single-level cell (SLC) mode and a defective mode, and wherein the memory block is initially operating in the MLC mode. Error correction is performed on the read data to correct read errors in the read data. A determination is made if a number of bits corrected by the error correction exceeds a predetermined threshold value. If the number of bits corrected by the error correction exceeds the predetermined threshold value, the operating mode of the memory block is switched from the MLC mode to the SLC mode.Type: ApplicationFiled: July 6, 2011Publication date: September 20, 2012Applicant: STEC, INC.Inventors: Anthony D. WEATHERS, Richard D. BARNDT, Ashot MELIK-MARTIROSIAN
-
Publication number: 20120236651Abstract: Disclosed is an system and method for determining a probability that a memory cell was programmed to a certain input level. An output level is received from a memory cell and a probability is determined that the output level corresponds to each of a plurality of programming levels. Each probability is determined as a function of the output level, a mean value of a distribution corresponding to the programming level, and a variance from the mean value with the variance being determined by a relative position of the output level with respect to the mean value. A probability value is generated as a function of the plurality of determined probabilities and then provided for use at a demodulator.Type: ApplicationFiled: July 5, 2011Publication date: September 20, 2012Applicant: STEC, Inc.Inventors: Xinde HU, Richard D. Barndt, Anthony D. Weathers
-
Publication number: 20120240007Abstract: A solid state storage device includes a flash memory and a controller configured to store data in the flash memory via a plurality of channels. The stored data is encoded using a low-density parity-check code. Hard-decision decoders are configured to decode encoded data received from the flash memory via respective channels of the plurality of channels using the low-density parity-check code and to provide decoded data to the controller in response to one or more read commands from the controller. A soft-decision decoder is configured to decode the encoded data received from the flash memory using the low-density parity-check code and to provide the decoded data to the controller in response to one of the plurality of hard-decision decoders failing to decode the encoded data. The encoded data is obtained by the soft-decision decoder using a plurality of read-retry operations.Type: ApplicationFiled: October 20, 2011Publication date: September 20, 2012Applicant: STEC, Inc.Inventors: Richard D. BARNDT, Xinde HU, Anthony D. WEATHERS
-
Patent number: 5047767Abstract: The present invention comprises the hardware implementation of an algorithm for a run length limited (1,7) block code of rate 2/3, wherein 2 unconstrained bits are mapped onto 3 constrained bits. The encoded data stream has a minimum of 1 "zero" between adjacent "ones", and a maximum of seven "zeros" between adjacent "ones". Unlike earlier (1,7) block encoders, the encoder of the present invention is a 4 state machine whose internal state description requires only 2 bits, rather than the 3 bits as taught in the prior art. The 4 state encoder combines the 2 incoming data bits with present state information to generate the output encoded sequence, and the next state designation. Error propagation due to a single channel bit error is limited to 5 bits.The decoder of the invention utilizes three, 3 bit shift registers which hold 9 bits of the encoded data; each group of three bits is decoded into 2 bits corresponding to the original input bits by means of a logic array fed from the three shift registers.Type: GrantFiled: May 21, 1990Date of Patent: September 10, 1991Assignee: Eastman Kodak CompanyInventors: Anthony D. Weathers, Robert D. Swanson