Patents by Inventor Anthony M. Hill
Anthony M. Hill has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240108222Abstract: A transmitting element for generating a magnetic field for tracking of an object includes a first spiral trace that extends from a first outer origin inward to a central origin in a first direction. A second spiral trace can extend from the central origin outward to a second outer origin in the first direction. The second spiral trace can extend from the central origin to the second outer origin in the first direction. The first spiral trace and the second spiral trace can be physically connected at the central origin to form the fluorolucent magnetic transmitting element and at least a portion of the first spiral trace overlaps at least a portion of the second spiral trace.Type: ApplicationFiled: October 18, 2023Publication date: April 4, 2024Inventors: Anthony D. Hill, John Hauck, Ryan M. Albu, Timothy G. Curran, Ryan Link
-
Publication number: 20240082198Abstract: This disclosure describes a composition comprising an alkyl nitrite, such as isoamyl nitrite, and an effective amount of at least one stabilizing compound, such as one or more of vitamins K1, K2, and K3.Type: ApplicationFiled: September 30, 2021Publication date: March 14, 2024Applicant: EMERGENT PRODUCT DEVELOPMENT GAITHERSBURG INC.Inventors: Daniel Cope HILL, Anthony M. TRESTON
-
Patent number: 10439497Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: GrantFiled: September 28, 2017Date of Patent: October 8, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M. Hill
-
Publication number: 20180054125Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: ApplicationFiled: September 28, 2017Publication date: February 22, 2018Inventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M. Hill
-
Patent number: 9806619Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: GrantFiled: October 26, 2015Date of Patent: October 31, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M Hill
-
Publication number: 20170025950Abstract: Methods and apparatus for providing a time-interleaved current-feedback droop function for multiphase buck converters. An example method includes outputting a first control signal to enable a first set of switches corresponding to a first voltage of a first phase from a multiphase converter, the first phase included in a plurality of phases; enabling a first current associated with the first phase to be measured by a sample and hold circuit associated with the first phase; sampling the first current; holding the first current, the first current based on a load current for the first phase of the multiphase converter; and outputting a droop voltage based on a plurality of currents corresponding to the plurality of phases of the multiphase converter, the plurality of currents including the load current for the first phase.Type: ApplicationFiled: October 26, 2015Publication date: January 26, 2017Inventors: Jian-Yi Wu, Yongjie Jiang, Haydar Bilhan, Anthony M. Hill
-
Patent number: 8762087Abstract: This invention places plural ring oscillators on a semiconductor chip during manufacture. The respective oscillation frequencies of these ring oscillators are measured. The semiconductor chip is assigned a grade dependent upon the measured frequencies. The ring oscillators are disposed proximate to critical paths on the semiconductor chip and employ circuit types to model the critical path operation under as many the manufacturing variations as possible. A linearly fitted model of ring oscillator frequencies to critical path delays is constructed during characterization after manufacture.Type: GrantFiled: August 16, 2007Date of Patent: June 24, 2014Assignee: Texas Instruments IncorporatedInventors: Mayur Joshi, Anthony M. Hill, Jose L. Flores
-
Patent number: 8547164Abstract: An integrated circuit is provided with a set of sensors for scaling voltage based on performance of the integrated circuit. The set of sensors are monitored, and sensor provides an output value indicative of a performance metric of the integrated circuit. The output values from the set of sensors are combined using a calibrated model to determine when a threshold value is reached. A change to an operating voltage for a portion of the integrated circuit is initiated in response to reaching the threshold.Type: GrantFiled: August 25, 2011Date of Patent: October 1, 2013Assignee: Texas Instruments IncorporatedInventors: Jose Luis Flores, Anthony M. Hill
-
Publication number: 20120075005Abstract: An integrated circuit is provided with a set of sensors for scaling voltage based on performance of the integrated circuit. The set of sensors are monitored, and sensor provides an output value indicative of a performance metric of the integrated circuit. The output values from the set of sensors are combined using a calibrated model to determine when a threshold value is reached. A change to an operating voltage for a portion of the integrated circuit is initiated in response to reaching the threshold.Type: ApplicationFiled: August 25, 2011Publication date: March 29, 2012Inventors: Jose Luis Flores, Anthony M. Hill
-
Publication number: 20080120065Abstract: This invention places plural ring oscillators on a semiconductor chip during manufacture. The respective oscillation frequencies of these ring oscillators are measured. The semiconductor chip is assigned a grade dependent upon the measured frequencies. The ring oscillators are disposed proximate to critical paths on the semiconductor chip and employ circuit types to model the critical path operation under as many the manufacturing variations as possible. A linearly fitted model of ring oscillator frequencies to critical path delays is constructed during characterization after manufacture.Type: ApplicationFiled: August 16, 2007Publication date: May 22, 2008Inventors: Mayur Joshi, Anthony M. Hill, Jose L. Flores
-
Patent number: 7363604Abstract: A novel approach to cross-talk analysis takes effective account of the nature of cross-talk interference. This approach employs conservative assumptions regarding (1) the equivalent output resistance, and (2) the definition of noise immunity for the victim gate. Also, this approach uses signal and noise current metrics in modeling the parameters of the active device elements. This approach provides an expectation of detection and elimination of noise hazards that might otherwise not be undetected.Type: GrantFiled: September 30, 2005Date of Patent: April 22, 2008Assignee: Texas Instruments IncorporatedInventors: Anthony M. Hill, John Apostol, Usha Narasimha
-
Patent number: 7318208Abstract: The method of this invention determines the timing of an integrated circuit design. At each node, the method determines if the timing of signal propagation at that node is critical. If this timing is critical, method calculates the capacitance at said current node using a highly accurate but computationally intensive model. If this timing is not critical, the method uses a less accurate but less computationally intensive model. The method calculates a signal delay for each node from the drive strength, calculated capacitance and fan-out. This signal delay is compared to a design goal. This method achieves a better trade-off between timing determination run-time and accuracy. Timing criticality can be determined from one or more of conductor length/area, fan-out, logic depth and timing slack.Type: GrantFiled: October 17, 2005Date of Patent: January 8, 2008Assignee: Texas Instruments IncorporatedInventors: Usha Narasimha, Anthony M. Hill, Nagaraj Narasimh Savithri
-
Patent number: 7039823Abstract: An integrated circuit includes an external reset input, a clock input for receiving a clock signal and a reset signal sub-circuit including an internal reset output connected to other circuits of the integrated circuit. The reset signal sub-circuit immediately supplies an internal reset signal upon receipt of the external reset signal and ceases to supply the internal reset signal upon a next clock signal following ceasing to receive the external reset signal. This asynchronously forces combinational logic to a reset state upon receipt of the internal reset signal and synchronously forces sequential logic to a reset state upon receipt of a next clock signal.Type: GrantFiled: April 24, 2003Date of Patent: May 2, 2006Assignee: Texas Instruments IncorporatedInventors: Alan D. Hales, Anthony M. Hill
-
Patent number: 6986089Abstract: In a scannable D master-slave flip-flop circuit with synchronous preset or clear capability, the output of the slave latch is gated with the scan-enable signal to form the scan-data-output signal. This output gating of the scan-output data that allows for considerable simplification of the input logic. This simplification also provides for the reduction in both the size and the number of transistors in the input logic. This in turn is multiplied many tens of thousands of times in a complex processor chip, resulting in a substantial reduction in chip power and silicon area usage.Type: GrantFiled: September 27, 2002Date of Patent: January 10, 2006Assignee: Texas Instruments IncorporatedInventors: Anthony M. Hill, Richard D. Simpson
-
Patent number: 6732339Abstract: In deep submicron technologies, coupling capacitance significantly dominates the total parasitic capacitance. This causes crosstalk noise to be induced on quiescent signals which could lead to catastrophic failures. A methodology is provided that is a practical approach to full-chip crosstalk noise verification. A multi-dimensional noise lookup table is formed for a cell used within the IC, wherein the multi-dimensional noise table relates a set of input noise pulse characteristics and a set of output loading characteristics to an output noise pulse characteristic of the cell. A noise pulse on an input to an instantiation of a cell is determined and then characterized. An output loading characteristic of the cell is also made. A prediction of whether the instantiation of cell will propagate the noise pulse is made by selecting an output noise pulse characteristic from the multi-dimensional noise table corresponding to the noise pulse characteristic and to the output loading characteristic.Type: GrantFiled: November 20, 2002Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Nagaraj N. Savithri, John Apostol, Anthony M.-Hill
-
Publication number: 20030204713Abstract: An integrated circuit includes an external reset input, a clock input for receiving a clock signal and a reset signal sub-circuit including an internal reset output connected to other circuits of the integrated circuit. The reset signal sub-circuit immediately supplies an internal reset signal upon receipt of the external reset signal and ceases to supply the internal reset signal upon a next clock signal following ceasing to receive the external reset signal. This asynchronously forces combinational logic to a reset state upon receipt of the internal reset signal and synchronously forces sequential logic to a reset state upon receipt of a next clock signal.Type: ApplicationFiled: April 24, 2003Publication date: October 30, 2003Inventors: Alan D. Hales, Anthony M. Hill
-
Publication number: 20030110432Abstract: The invention is an energy efficient fully scannable D master-slave flip-flop circuit with synchronous preset or clear capability. The output of the slave latch is gated with the scan-enable signal to form the scan-data-output signal. This output gating of the scan-output data that allows for considerable simplification of the input logic. This simplification also provides for the reduction in both the size and the number of transistors in the input logic. This in turn is multiplied many tens of thousands of times in a complex processor chip, resulting in a substantial reduction in chip power and silicon area usage.Type: ApplicationFiled: September 27, 2002Publication date: June 12, 2003Inventors: Anthony M. Hill, Richard D. Simpson
-
Publication number: 20030079191Abstract: In deep submicron technologies, coupling capacitance significantly dominates the total parasitic capacitance. This causes crosstalk noise to be induced on quiescent signals which could lead to catastrophic failures. A methodology is provided that is a practical approach to full-chip crosstalk noise verification. A multi-dimensional noise lookup table is formed for a cell used within the IC, wherein the multi-dimensional noise table relates a set of input noise pulse characteristics and a set of output loading characteristics to an output noise pulse characteristic of the cell. A noise pulse on an input to an instantiation of a cell is determined and then characterized. An output loading characteristic of the cell is also made. A prediction of whether the instantiation of cell will propagate the noise pulse is made by selecting an output noise pulse characteristic from the multi-dimensional noise table corresponding to the noise pulse characteristic and to the output loading characteristic.Type: ApplicationFiled: November 20, 2002Publication date: April 24, 2003Inventors: Nagaraj N. Savithri, John Apostol, Anthony M. Hill
-
Patent number: 6492841Abstract: A combination NAND and flip-flop circuit includes a pre-NAND scan circuit operable to receive a plurality of input signals and produce first and second output signals for receipt by a NAND gate. The plurality of signals comprises signals indicative of a first data signal, a second data signal, a scan-in signal, and a scan-enable signal. These circuits include a NAND gate having first and second inputs operable to receive the first and second output signals of the pre-NAND scan circuit. They also include a first transmission gate and a first inverter. The transmission gate receives the output of the NAND gate and the inverter receives the output of the transmission gate. The pre-NAND scan circuit is operable to produce the first and second output signals based on the plurality of input signals such that the first and second output signals are defined as described below.Type: GrantFiled: December 3, 2001Date of Patent: December 10, 2002Assignee: Texas Instruments IncorporatedInventor: Anthony M. Hill
-
Patent number: 6493853Abstract: In deep submicron technologies, coupling capacitance significantly dominates the total parasitic capacitance. This causes crosstalk noise to be induced on quiescent signals which could lead to catastrophic failures. A methodology is provided that is a practical approach to full-chip crosstalk noise verification. A multi-dimensional noise lookup table is formed for a cell used within the IC, wherein the multi-dimensional noise table relates a set of input noise pulse characteristics and a set of output loading characteristics to an output noise pulse characteristic of the cell. A noise pulse on an input to an instantiation of a cell is determined and then characterized. An output loading characteristic of the cell is also made. A prediction of whether the instantiation of cell will propagate the noise pulse is made by selecting an output noise pulse characteristic from the multi-dimensional noise table corresponding to the noise pulse characteristic and to the output loading characteristic.Type: GrantFiled: July 17, 2000Date of Patent: December 10, 2002Assignee: Texas Instruments IncorporatedInventors: Nagaraj N. Savithri, John Apostol, Anthony M. Hill