Patents by Inventor Antonino Caprí
Antonino Caprí has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240126441Abstract: An apparatus can include a plurality of memory devices and a memory controller coupled to the plurality of memory devices via a plurality of memory channels. The plurality of memory channels can be each organized as a plurality of channel groups that can be operated as independent RAS channels (e.g., channels for independent RAS accesses). Data received at the memory controller via different memory channels of one RAS channel can be aligned at various circuits and/or components of the memory controller.Type: ApplicationFiled: October 18, 2022Publication date: April 18, 2024Inventors: Emanuele Confalonieri, Antonino Caprí, Nicola Del Gatto, Federica Cresci, Massimiliano Turconi
-
Patent number: 11960770Abstract: Systems, apparatuses, and methods related to access request management using sub-commands. Access requests received from a host system can be managed using a respective set of sub-commands corresponding to each access request and whose status can be tracked. Tracking how far access requests are processed at a fine granularity (of sub-commands) can provide efficient management of the access requests that can reduce a gap latency in processing multiple access requests.Type: GrantFiled: August 24, 2022Date of Patent: April 16, 2024Assignee: Micron Technology, Inc.Inventors: Simone Corbetta, Antonino Caprì, Emanuele Confalonieri
-
Patent number: 11914893Abstract: Methods, systems, and devices for managed memory systems with multiple priority queues are described. Memory access commands may be received from a host and stored in a command queue. First and second subsets of the commands, respectively associated with first and second priorities, may be determined. The first and second subsets may be routed from the command queue to first and second queues, respectively. The first and second subsets may be processed from the first and second queues to third and fourth queues, respectively, at a storage controller, according to first and second processes that may be run concurrently according to parameters for prioritization between the first and second priorities. Data associated with the commands may be received from the host, temporarily stored in a buffer, then moved to a storage memory (for write commands) or retrieved from the storage memory, temporarily stored in the buffer, then transmitted to the host (for read commands).Type: GrantFiled: November 18, 2020Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventors: Nicola Del Gatto, Massimiliano Patriarca, Antonino Caprì, Emanuele Confalonieri, Angelo Alberto Rovelli
-
Publication number: 20230395184Abstract: A soft post package repair (sPPR) request is detected. Data stored in a target row of a memory array associated with the sPPR request is written to a buffer. Execution of non-maintenance requests on the target row is suspended. Responsive to suspension of execution of non-maintenance requests on the target row, the sPPR request is executed on the target row. Subsequent to completion of the sPPR request, execution of non-maintenance requests on the target row is resumed and the data stored in the buffer is written to the repaired target row.Type: ApplicationFiled: October 3, 2022Publication date: December 7, 2023Inventors: Danilo Caraccio, Antonino Caprì, Daniele Balluchi, Massimiliano Patriarca
-
Patent number: 11614892Abstract: Various embodiments provide a memory system architecture for heterogeneous memory technologies, which can be implemented by a memory sub-system. A memory system architecture of some embodiments can support servicing an individual command request using different (heterogeneous) memory technologies, such as different types of memory devices (e.g., heterogeneous memory devices), different types of memory device controllers (e.g., heterogeneous memory device controllers), different types of data paths (e.g., data paths with different protocols or protocol constrains), or some combination thereof. According to various embodiments, the memory system architecture uses tracking and management of multiple command responses to service a single command request from a host system.Type: GrantFiled: December 17, 2020Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventors: Simone Corbetta, Antonino Capri', Alessandro Lucio Iannuzzi, Filippo Leonini
-
Publication number: 20230062130Abstract: Systems, apparatuses, and methods related to access request management using sub-commands. Access requests received from a host system can be managed using a respective set of sub-commands corresponding to each access request and whose status can be tracked. Tracking how far access requests are processed at a fine granularity (of sub-commands) can provide efficient management of the access requests that can reduce a gap latency in processing multiple access requests.Type: ApplicationFiled: August 24, 2022Publication date: March 2, 2023Inventors: Simone Corbetta, Antonino Caprì, Emanuele Confalonieri
-
Publication number: 20220374150Abstract: Systems, apparatuses, and methods related to an adjustable timer component are described. A memory device includes, a memory controller coupled to the memory device comprising an adjustable timer component. The adjustable timer component is configured to receive a timer generation request and, responsive to receiving the request, store in a cache an active timer entry corresponding to a particular first address, generate a timer corresponding to an active timer entry and the particular first address, and monitor the timer to determine when the timer expires. Responsive to the expiration of the timer, dequeue the timer entry and invalidate the timer entry stored in the cache. The memory device can also include command logic configured to, prior to issuing a second command, query the cache of the adjustable timer component to determine if the cache includes an active timer entry corresponding to the particular second address.Type: ApplicationFiled: May 19, 2022Publication date: November 24, 2022Inventors: Antonino Caprì, Emanuele Confalonieri, Simone Corbetta, Michela Spagnolo
-
Publication number: 20220197552Abstract: Various embodiments provide a memory system architecture for heterogeneous memory technologies, which can be implemented by a memory sub-system. A memory system architecture of some embodiments can support servicing an individual command request using different (heterogeneous) memory technologies, such as different types of memory devices (e.g., heterogeneous memory devices), different types of memory device controllers (e.g., heterogeneous memory device controllers), different types of data paths (e.g., data paths with different protocols or protocol constrains), or some combination thereof. According to various embodiments, the memory system architecture uses tracking and management of multiple command responses to service a single command request from a host system.Type: ApplicationFiled: December 17, 2020Publication date: June 23, 2022Inventors: Simone Corbetta, Antonino Capri', Alessandro Lucio Iannuzzi, Filippo Leonini
-
Publication number: 20220155997Abstract: Methods, systems, and devices for managed memory systems with multiple priority queues are described. Memory access commands may be received from a host and stored in a command queue. First and second subsets of the commands, respectively associated with first and second priorities, may be determined. The first and second subsets may be routed from the command queue to first and second queues, respectively. The first and second subsets may be processed from the first and second queues to third and fourth queues, respectively, at a storage controller, according to first and second processes that may be run concurrently according to parameters for prioritization between the first and second priorities. Data associated with the commands may be received from the host, temporarily stored in a buffer, then moved to a storage memory (for write commands) or retrieved from the storage memory, temporarily stored in the buffer, then transmitted to the host (for read commands).Type: ApplicationFiled: November 18, 2020Publication date: May 19, 2022Inventors: Nicola Del Gatto, Massimiliano Patriarca, Antonino Caprì, Emanuele Confalonieri, Angelo Alberto Rovelli
-
Patent number: 11132311Abstract: The present disclosure includes an interface for memory having a cache and multiple independent arrays. An embodiment includes a memory device having a cache and a plurality independent memory arrays, a controller, and an interface configured to communicate a plurality of commands from the controller to the memory device, wherein the interface includes a pin configured to activate upon a first one of the plurality of commands being received by the memory device and deactivate once all of the plurality of commands have been executed by the memory device.Type: GrantFiled: December 4, 2019Date of Patent: September 28, 2021Assignee: Micron Technology, Inc.Inventors: Dionisio Minopoli, Gianfranco Ferrante, Antonino Caprí, Emanuele Confalonieri, Daniele Balluchi
-
Publication number: 20200104268Abstract: The present disclosure includes an interface for memory having a cache and multiple independent arrays. An embodiment includes a memory device having a cache and a plurality independent memory arrays, a controller, and an interface configured to communicate a plurality of commands from the controller to the memory device, wherein the interface includes a pin configured to activate upon a first one of the plurality of commands being received by the memory device and deactivate once all of the plurality of commands have been executed by the memory device.Type: ApplicationFiled: December 4, 2019Publication date: April 2, 2020Inventors: Dionisio Minopoli, Gianfranco Ferrante, Antonino Caprí, Emanuele Confalonieri, Daniele Balluchi
-
Patent number: 10534731Abstract: The present disclosure includes an interface for memory having a cache and multiple independent arrays. An embodiment includes a memory device having a cache and a plurality independent memory arrays, a controller, and an interface configured to communicate a plurality of commands from the controller to the memory device, wherein the interface includes a pin configured to activate upon a first one of the plurality of commands being received by the memory device and deactivate once all of the plurality of commands have been executed by the memory device.Type: GrantFiled: March 19, 2018Date of Patent: January 14, 2020Assignee: Micron Technology, Inc.Inventors: Dionisio Minopoli, Gianfranco Ferrante, Antonino Caprí, Emanuele Confalonieri, Daniele Balluchi
-
Publication number: 20190286586Abstract: The present disclosure includes an interface for memory having a cache and multiple independent arrays. An embodiment includes a memory device having a cache and a plurality independent memory arrays, a controller, and an interface configured to communicate a plurality of commands from the controller to the memory device, wherein the interface includes a pin configured to activate upon a first one of the plurality of commands being received by the memory device and deactivate once all of the plurality of commands have been executed by the memory device.Type: ApplicationFiled: March 19, 2018Publication date: September 19, 2019Inventors: Dionisio Minopoli, Gianfranco Ferrante, Antonino Caprí, Emanuele Confalonieri, Daniele Balluchi
-
Patent number: 9378157Abstract: Various embodiments comprise apparatuses and methods to allow access to a memory device by an external device. A method includes receiving, at the memory device, a request from the external device to access a storage area of the memory device and performing an unlock procedure of the storage area. The unlock procedure includes sending a first code from the memory device to the external device, and receiving a second code at the memory device from the external device. The second code is to be generated by a first encryption process performed on the first code to obtain the second code. The storage area is temporarily unlocked to allow the external device to access the storage area based on a determination that the received second code has a predetermined relationship to the first code. Additional apparatuses and methods are described.Type: GrantFiled: July 7, 2014Date of Patent: June 28, 2016Assignee: Micron Technology, Inc.Inventors: Marco Messina, Antonino Capri', Salvatore Giove, Antonino La Spina, Vijay Malhi
-
Publication number: 20140325176Abstract: Various embodiments comprise apparatuses and methods to allow access to a memory device by an external device. A method includes receiving, at the memory device, a request from the external device to access a storage area of the memory device and performing an unlock procedure of the storage area. The unlock procedure includes sending a first code from the memory device to the external device, and receiving a second code at the memory device from the external device. The second code is to be generated by a first encryption process performed on the first code to obtain the second code. The storage area is temporarily unlocked to allow the external device to access the storage area based on a determination that the received second code has a predetermined relationship to the first code. Additional apparatuses and methods are described.Type: ApplicationFiled: July 7, 2014Publication date: October 30, 2014Inventors: Marco Messina, Antonino Capri', Salvatore Giove, Antonino La Spina, Vijay Malhi
-
Patent number: 8776174Abstract: Various embodiments comprise apparatuses and methods to allow access to a memory device by an external device. A method includes receiving, at the memory device, a request from the external device to access a storage area of the memory device and performing an unlock procedure of the storage area. The unlock procedure includes sending a first code from the memory device to the external device, and receiving a second code at the memory device from the external device. The second code is to be generated by a first encryption process performed on the first code to obtain the second code. The storage area is temporarily unlocked to allow the external device to access the storage area based on a determination that the received second code has a predetermined relationship to the first code. Additional apparatuses and methods are described.Type: GrantFiled: September 13, 2012Date of Patent: July 8, 2014Assignee: Micron Technology, Inc.Inventors: Marco Messina, Antonino Capri′, Salvatore Giove, Antonino La Spina, Vijay Malhi
-
Publication number: 20130014215Abstract: Various embodiments comprise apparatuses and methods to allow access to a memory device by an external device. A method includes receiving, at the memory device, a request from the external device to access a storage area of the memory device and performing an unlock procedure of the storage area. The unlock procedure includes sending a first code from the memory device to the external device, and receiving a second code at the memory device from the external device. The second code is to be generated by a first encryption process performed on the first code to obtain the second code. The storage area is temporarily unlocked to allow the external device to access the storage area based on a determination that the received second code has a predetermined relationship to the first code. Additional apparatuses and methods are described.Type: ApplicationFiled: September 13, 2012Publication date: January 10, 2013Inventors: Marco MESSINA, Antonino CAPRI', Salvatore GIOVE, Antonino LA SPINA, Vijay MALHI
-
Patent number: 8276185Abstract: A memory device includes: at least one storage area for storing data; a protection control structure adapted to selectively allow an external device access to the at least one storage area of the memory, the storage area being not freely accessible by the external device if protected; a control logic adapted to identify an access request by the external device to the at least one storage area and cooperating with the protection control structure for managing an unlock procedure for selectively granting the external device at least temporary access rights to the storage area if protected; means for providing a first code to the external device in said unlock procedure; means for receiving a second code from the external device in response to said first code; means for verifying validity of the received second code. The means for verifying validity are adapted to ascertain a correspondence of the second code with the first code based on a predetermined relationship.Type: GrantFiled: January 19, 2006Date of Patent: September 25, 2012Assignee: Micron Technology, Inc.Inventors: Marco Messina, Antonino Capri', Salvatore Giove, Antonino La Spina, Vijay Malhi
-
Publication number: 20070192828Abstract: A memory device includes: at least one storage area for storing data; a protection control structure adapted to selectively allow an external device access to the at least one storage area of the memory, the storage area being not freely accessible by the external device if protected; a control logic adapted to identify an access request by the external device to the at least one storage area and cooperating with the protection control structure for managing an unlock procedure for selectively granting the external device at least temporary access rights to the storage area if protected; means for providing a first code to the external device in said unlock procedure; means for receiving a second code from the external device in response to said first code; means for verifying validity of the received second code. The means for verifying validity are adapted to ascertain a correspondence of the second code with the first code based on a predetermined relationship.Type: ApplicationFiled: January 19, 2006Publication date: August 16, 2007Inventors: Marco Messina, Antonino Capri, Salvatore Giove, Antonino La Spina, Vijay Malhi