Patents by Inventor Arjun Kar Roy
Arjun Kar Roy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10615071Abstract: A structure having isolated deep substrate vias with decreased pitch and increased aspect ratio is disclosed. The structure includes a device layer over a buried oxide layer, a deep trench extending through the device layer, a dielectric filler in the deep trench, via holes in the dielectric filler, and conductive fillers in the via holes being the isolated deep substrate vias. The dielectric filler may include silicon oxide. The conductive fillers may include tungsten or copper. An adjacent pair of the isolated deep substrate vias within the deep trench has a pitch equal to or less than 1.0 microns.Type: GrantFiled: July 31, 2017Date of Patent: April 7, 2020Assignee: Newport Fab, LLCInventors: Arjun Kar-Roy, David J. Howard
-
Patent number: 10615072Abstract: A structure having isolated deep substrate vias with decreased pitch and increased aspect ratio is disclosed. The structure includes a device layer over a buried oxide layer, a deep trench extending through the device layer, a dielectric filler in the deep trench, via holes in the dielectric filler, and conductive fillers in the via holes being the isolated deep substrate vias. The dielectric filler may include silicon oxide. The conductive fillers may include tungsten or copper. An adjacent pair of the isolated deep substrate vias within the deep trench has a pitch equal to or less than 1.0 microns.Type: GrantFiled: April 30, 2018Date of Patent: April 7, 2020Assignee: Newport Fab, LLCInventors: Arjun Kar-Roy, David J. Howard
-
Publication number: 20180247856Abstract: A structure having isolated deep substrate vias with decreased pitch and increased aspect ratio is disclosed. The structure includes a device layer over a buried oxide layer, a deep trench extending through the device layer, a dielectric filler in the deep trench, via holes in the dielectric filler, and conductive fillers in the via holes being the isolated deep substrate vias. The dielectric filler may include silicon oxide. The conductive fillers may include tungsten or copper. An adjacent pair of the isolated deep substrate vias within the deep trench has a pitch equal to or less than 1.0 microns.Type: ApplicationFiled: April 30, 2018Publication date: August 30, 2018Inventors: Arjun Kar-Roy, David J. Howard
-
Patent number: 9887123Abstract: A structure having isolated deep substrate vias with decreased pitch and increased aspect ratio is disclosed. The structure includes a device layer over a buried oxide layer, a deep trench extending through the device layer, a dielectric filler in the deep trench, via holes in the dielectric filler, and conductive fillers in the via holes being the isolated deep substrate vias. The dielectric filler may include silicon oxide. The conductive fillers may include tungsten or copper. An adjacent pair of the isolated deep substrate vias within the deep trench has a pitch equal to or less than 1.0 microns.Type: GrantFiled: October 19, 2015Date of Patent: February 6, 2018Assignee: Newport Fab, LLCInventors: Arjun Kar-Roy, David J. Howard
-
Publication number: 20170330789Abstract: A structure having isolated deep substrate vias with decreased pitch and increased aspect ratio is disclosed. The structure includes a device layer over a buried oxide layer, a deep trench extending through the device layer, a dielectric filler in the deep trench, via holes in the dielectric filler, and conductive fillers in the via holes being the isolated deep substrate vias. The dielectric filler may include silicon oxide. The conductive fillers may include tungsten or copper. An adjacent pair of the isolated deep substrate vias within the deep trench has a pitch equal to or less than 1.0 microns.Type: ApplicationFiled: July 31, 2017Publication date: November 16, 2017Inventors: Arjun Kar-Roy, David J. Howard
-
Patent number: 9458011Abstract: Self-supported MEMS structure and method for its formation are disclosed. An exemplary method includes forming a polymer layer over a MEMS plate over a substrate, forming a trench over the MEMS plate, forming an oxide liner in the trench on sidewalls of the trench, forming a metal liner over the oxide liner in the trench, and depositing a metallic filler in the trench to form a via. The method further includes removing the polymer layer such that the via and the MEMS plate form the self-supported MEMS structure, where the oxide liner provides mechanical rigidity for the metallic filler of the via. An exemplary structure formed by the disclosed method is also disclosed.Type: GrantFiled: May 21, 2015Date of Patent: October 4, 2016Assignee: Newport Fab, LLCInventors: David J. Howard, Michael J. DeBar, Jeff Rose, Arjun Kar-Roy
-
Patent number: 9377350Abstract: A light sensor having a chemically resistant and robust reflector stack is disclosed. The reflector stack is formed over a substrate, and includes an adhesion layer, a patterned reflector layer over the adhesion layer, and a smoothing layer over the patterned reflector layer. The patterned reflector layer has a substantially flat top surface. A conformal passivation layer covers the reflector stack. An absorbing layer is situated above the reflector stack and separated from the reflector stack. The absorbing layer is supported by vias over the substrate. The absorbing layer is connected to at least one resistor, where a resistance of the at least one resistor varies in response to light absorbed by the absorbing layer. The vias are disposed on via landing pads on the substrate.Type: GrantFiled: August 14, 2015Date of Patent: June 28, 2016Assignee: Newport Fab, LLCInventors: David J. Howard, Jeff Rose, Arjun Kar-Roy, Michael J. DeBar
-
Patent number: 9346669Abstract: Self-supported MEMS structure and method for its formation are disclosed. An exemplary method includes forming a polymer layer over a MEMS plate over a substrate, forming a via collar along sidewalls of a first portion of a trench over the polymer layer, and forming a second portion of the trench within the polymer layer. The method also includes forming an oxide liner in the trench lining sidewalls of the via collar and sidewalls of the second portion of the trench, depositing a metallic filler in the trench to form a via, and forming a metal cap layer over the via collar and the metallic filler. The method further includes removing a portion of the metal cap layer to form a via cap, and removing the polymer layer such that the via is supported only on a bottom thereof by the substrate. An exemplary structure formed by the disclosed method is also disclosed.Type: GrantFiled: May 21, 2015Date of Patent: May 24, 2016Assignee: Newport Fab, LLCInventors: David J. Howard, Michael J. DeBar, Jeff Rose, Arjun Kar-Roy
-
Publication number: 20160118339Abstract: A structure having isolated deep substrate vias with decreased pitch and increased aspect ratio is disclosed. The structure includes a device layer over a buried oxide layer, a deep trench extending through the device layer, a dielectric filler in the deep trench, via holes in the dielectric filler, and conductive fillers in the via holes being the isolated deep substrate vias. The dielectric filler may include silicon oxide. The conductive fillers may include tungsten or copper. An adjacent pair of the isolated deep substrate vias within the deep trench has a pitch equal to or less than 1.0 microns.Type: ApplicationFiled: October 19, 2015Publication date: April 28, 2016Inventors: Arjun Kar-Roy, David J. Howard
-
Publication number: 20160069739Abstract: A light sensor having a chemically resistant and robust reflector stack is disclosed. The reflector stack is formed over a substrate, and includes an adhesion layer, a patterned reflector layer over the adhesion layer, and a smoothing layer over the patterned reflector layer. The patterned reflector layer has a substantially flat top surface. A conformal passivation layer covers the reflector stack. An absorbing layer is situated above the reflector stack and separated from the reflector stack. The absorbing layer is supported by vias over the substrate. The absorbing layer is connected to at least one resistor, where a resistance of the at least one resistor varies in response to light absorbed by the absorbing layer. The vias are disposed on via landing pads on the substrate.Type: ApplicationFiled: August 14, 2015Publication date: March 10, 2016Inventors: David J. Howard, Jeff Rose, Arjun Kar-Roy, Michael J. DeBar
-
Publication number: 20150368094Abstract: Self-supported MEMS structure and method for its formation are disclosed. An exemplary method includes forming a polymer layer over a MEMS plate over a substrate, forming a via collar along sidewalls of a first portion of a trench over the polymer layer, and forming a second portion of the trench within the polymer layer. The method also includes forming an oxide liner in the trench lining sidewalls of the via collar and sidewalls of the second portion of the trench, depositing a metallic filler in the trench to form a via, and forming a metal cap layer over the via collar and the metallic filler. The method further includes removing a portion of the metal cap layer to form a via cap, and removing the polymer layer such that the via is supported only on a bottom thereof by the substrate. An exemplary structure formed by the disclosed method is also disclosed.Type: ApplicationFiled: May 21, 2015Publication date: December 24, 2015Inventors: David J. Howard, Michael J. DeBar, Jeff Rose, Arjun Kar-Roy
-
Publication number: 20150368092Abstract: Self-supported MEMS structure and method for its formation are disclosed. An exemplary method includes forming a polymer layer over a MEMS plate over a substrate, forming a trench over the MEMS plate, forming an oxide liner in the trench on sidewalls of the trench, forming a metal liner over the oxide liner in the trench, and depositing a metallic filler in the trench to form a via. The method further includes removing the polymer layer such that the via and the MEMS plate form the self-supported MEMS structure, where the oxide liner provides mechanical rigidity for the metallic filler of the via. An exemplary structure formed by the disclosed method is also disclosed.Type: ApplicationFiled: May 21, 2015Publication date: December 24, 2015Inventors: David J. Howard, Michael J. DeBar, Jeff Rose, Arjun Kar-Roy
-
Patent number: 9136157Abstract: A disclosed method for fabricating a structure in a semiconductor die comprises steps of implanting a deep N well in a substrate, depositing an epitaxial layer over the substrate, and forming a P well and a lateral isolation N well over the deep N well, wherein the lateral isolation N well and the P well are fabricated in the substrate and the epitaxial layer, and wherein the lateral isolation N well laterally surrounds the P well, and wherein the deep N well and the lateral isolation N well electrically isolate the P well. Implanting a deep N well can comprise steps of depositing a screen oxide layer over the substrate, forming a mask over the screen oxide layer, implanting the deep N well in the substrate, removing the mask, and removing the screen oxide layer. Depositing the epitaxial layer can comprise depositing a single crystal silicon over the substrate.Type: GrantFiled: August 5, 2005Date of Patent: September 15, 2015Assignee: Newport Fab, LLCInventors: Arjun Kar-Roy, Marco Racanelli, Jinshu Zhang
-
Patent number: 9105681Abstract: According to an exemplary embodiment, a semiconductor die including at least one deep silicon via is provided. The deep silicon via comprises a deep silicon via opening that extends through at least one pre-metal dielectric layer of the semiconductor die, at least one epitaxial layer of the semiconductor die, and partially into a conductive substrate of the semiconductor die. The deep silicon via further comprises a conductive plug situated in the deep silicon via opening and forming an electrical contact with the conductive substrate. The deep silicon via may include a sidewall dielectric layer and a bottom conductive layer. A method for making a deep silicon via is also disclosed. The deep silicon via is used to, for example, provide a ground connection for power transistors in the semiconductor die.Type: GrantFiled: October 22, 2012Date of Patent: August 11, 2015Assignee: Newport Fab, LLCInventors: Volker Blaschke, Todd Thibeault, Chris Cureton, Paul Hurwitz, Arjun Kar-Roy, David Howard, Marco Racanelli
-
Patent number: 8598713Abstract: According to an exemplary embodiment, a semiconductor die including at least one deep silicon via is provided. The deep silicon via comprises a deep silicon via opening that extends through at least one pre-metal dielectric layer of the semiconductor die, at least one epitaxial layer of the semiconductor die, and partially into a conductive substrate of the semiconductor die. The deep silicon via further comprises a conductive plug situated in the deep silicon via opening and forming an electrical contact with the conductive substrate. The deep silicon via may include a sidewall dielectric layer and a bottom conductive layer. A method for making a deep silicon via is also disclosed. The deep silicon via is used to, for example, provide a ground connection for power transistors in the semiconductor die.Type: GrantFiled: May 20, 2010Date of Patent: December 3, 2013Assignee: Newport Fab, LLCInventors: Volker Blaschke, Todd Thibeault, Chris Cureton, Paul Hurwitz, Arjun Kar-Roy, David Howard, Marco Racanelli
-
Patent number: 8212331Abstract: According to an exemplary embodiment, a method for fabricating a backside through-wafer via in a processed wafer includes forming a through-wafer via opening through a substrate and extending the through-wafer via opening through at least one interlayer dielectric layer situated over the substrate. The method further includes forming a metal layer in the through-wafer via opening, where the metal layer forms an electrical connection to substrate. The metal layer is also in electrical contact with an interconnect metal segment situated above the at least one interlayer dielectric layer. The method further includes performing a thinning process to reduce the substrate to a target thickness before forming the through-wafer via opening. The method further includes forming an electrically conductive passivation layer on the metal layer and over a bottom surface of the substrate, where the electrically conductive passivation layer is in electrical contact with the metal layer and the substrate.Type: GrantFiled: April 13, 2007Date of Patent: July 3, 2012Assignee: Newport Fab, LLCInventors: Arjun Kar-Roy, Marco Racanelli, David J. Howard
-
Patent number: 8098351Abstract: According to an exemplary embodiment, a liquid crystal on silicon (LCoS) structure includes a number of pixel electrodes overlying an interlayer dielectric, where diagonally adjacent pixel electrodes are separated by a gap. The LCoS structure further includes a self-planarizing passivation dielectric situated over the pixel electrodes and in the gap, where the self-planarizing passivation dielectric has a selected thickness. The self-planarizing passivation dielectric can be an Oxide-Nitride-Oxide (ONO) stack. The selected thickness of the self-planarizing passivation dielectric causes the self-planarizing passivation dielectric to have a substantially planar top surface. In one embodiment, the thickness of the self-planarizing passivation dielectric can be approximately equal to twice a width of the gap.Type: GrantFiled: June 13, 2008Date of Patent: January 17, 2012Assignee: Newport Fab, LLCInventor: Arjun Kar-Roy
-
Patent number: 7897484Abstract: According to an exemplary embodiment, a method for fabricating a top conductive layer in a semiconductor die includes forming a through-wafer via opening through at least one interlayer dielectric layer in a through-wafer via region of the semiconductor die. The method further includes extending the through-wafer via opening through a substrate of the semiconductor die to reach a target depth. The method further includes forming a through-wafer via conductive layer in the through-wafer via opening, and concurrently forming the top conductive layer over an exposed top metal segment.Type: GrantFiled: August 3, 2009Date of Patent: March 1, 2011Assignee: Newport Fab, LLCInventors: Arjun Kar-Roy, Marco Racanelli, David J. Howard
-
Publication number: 20110018109Abstract: According to an exemplary embodiment, a semiconductor die including at least one deep silicon via is provided. The deep silicon via comprises a deep silicon via opening that extends through at least one pre-metal dielectric layer of the semiconductor die, at least one epitaxial layer of the semiconductor die, and partially into a conductive substrate of the semiconductor die. The deep silicon via further comprises a conductive plug situated in the deep silicon via opening and forming an electrical contact with the conductive substrate. The deep silicon via may include a sidewall dielectric layer and a bottom conductive layer. A method for making a deep silicon via is also disclosed. The deep silicon via is used to, for example, provide a ground connection for power transistors in the semiconductor die.Type: ApplicationFiled: May 20, 2010Publication date: January 27, 2011Applicant: NEWPORT FAB, LLC DBA JAZZ SEMICONDUCTORInventors: Volker Blaschke, Todd Thibeault, Chris Cureton, Paul Hurwitz, Arjun Kar-Roy, David Howard, Marco Racanelli
-
Patent number: 7772673Abstract: According to one exemplary embodiment, a semiconductor die including at least one deep trench isolation region for isolating an electronic device (for example, a bipolar device) includes a trench situated in a substrate of the semiconductor die, where the trench has sides surrounding the electronic device, and where the trench has at least one trench chamfered corner formed between and connecting the sides of the trench. The at least one trench chamferred corner is formed between a chamfered corner of an outside wall of said trench and a corner of an inside wall of the trench. A trench corner width at the at least one trench chamfered corner is less than a trench side width along the sides of the trench.Type: GrantFiled: March 16, 2007Date of Patent: August 10, 2010Assignee: Newport Fab, LLCInventors: Kevin Q. Yin, Amol Kalburge, David J. Howard, Arjun Kar-Roy, Dieter Dornisch