Patents by Inventor Arnold Weinberger
Arnold Weinberger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5907671Abstract: A fault tolerant circuit having improved error correction and detection properties takes advantage of two distinct forms of information redundancy: modular redundancy and parity check bit redundancy, in a cooperative fashion. In particular, it is shown that simple majority voting logic circuits, when employed in the subject environment, provide an easily realized mechanism for error correction and error detection. This results in an extremely fault tolerant information system.Type: GrantFiled: September 23, 1996Date of Patent: May 25, 1999Assignee: International Business Machines CorporationInventors: Chin-Long Chen, Canh Xuan Le, Tin-Chee Lo, Arnold Weinberger
-
Patent number: 5138705Abstract: A memory structure is described as comprised of a large number of fixed-size page frames. Each page frame in the memory is spread among all chips in the memory. The size of the memory structure may be extended or expanded by adding the same type of high-capacity chip originally used to construct the memory. (The chips may be constructed of semiconductor DRAM technology.) When the memory is extended/expanded, the fixed-size page frames have their lateral dimension decreased and their length increased, in accordance with the increase in the number of chips in the memory. A shift register on each chip accommodates the moving of pages within the memory structure as the page-frame shape and the redistribution of the page frame locations in the memory are changed when the number of chips in the memory structure is changed, without requiring any change in the internal structure of the chips.Type: GrantFiled: June 26, 1989Date of Patent: August 11, 1992Assignee: International Business Machines CorporationInventors: Tin-Chee Lo, Arnold Weinberger
-
Patent number: 4627017Abstract: An (M plus K)-digit accessed address is checked to see if it may fall within a range of addresses g defined by the address at one end of the range plus a variable range of addresses (g). The checking is done in a single step in a comparison of the K lowest order address digits for both addresses. The K digits of the two addresses are checked against one another in two separate segments, a pointer segment and a range segment. The pointer segments of the two addresses are examined to see if any one of three relationships which would possibly place the accessed address within the range exists. The range segments of the two addresses are examined at the same time for an additional requirement to place the accessed address in the range.Type: GrantFiled: May 2, 1983Date of Patent: December 2, 1986Assignee: International Business Machines CorporationInventors: Frederick T. Blount, Arnold Weinberger
-
Patent number: 4463439Abstract: Full adder stages in this adder are made up of two half adder stages that will produce either the true or complement of the sum as a bundle of subfunction signals that can be shared between the sum and carry outputs of the full adder stage. The half adder stages come in a variety of forms to accommodate both true, both complement or one true and one complement input combinations to the stage.Type: GrantFiled: May 17, 1982Date of Patent: July 31, 1984Assignee: International Business Machines CorporationInventor: Arnold Weinberger
-
Patent number: 4380813Abstract: This error checker determines if more than one set of control signals F1 through FN are on and also flags invalid as opposed to valid situations where none of the control signals F1 to FN are on. To distinguish the invalid from valid situations where none of the control signals F1 to FN are on, an additional control signal X=F1.multidot.F2.multidot. . . . .multidot.FN is generated and then fed with the control signals F1 to FN through a prior art detector which detects when more than one or none of the control signals X and F1 through FN are on.Type: GrantFiled: April 1, 1981Date of Patent: April 19, 1983Assignee: International Business Machines Corp.Inventors: Leonard L. Fogell, Samuel R. Levine, Arnold Weinberger
-
Patent number: 4348736Abstract: This specification discloses a multi digit binary adder embodied in programmable logic arrays (PLAs). The particular programmable logic array used here has a separate two-bit decoder for receiving each like order pairs of digits A.sub.i, B.sub.i of two n digit binary numbers A.sub.0, A.sub.1 . . . A.sub.n-1 and B.sub.0, B.sub.1 . . . B.sub.n-1 plus a carry C.sub.in. The decoders generate an output signal called a minterm on a different line for each of the four possible combinations A.sub.i .multidot.B.sub.i, A.sub.i .multidot.B.sub.i, A.sub.i .multidot.B.sub.i and A.sub.i .multidot.B.sub.i of the true and complement of each pair. The minterms from the decoders are fed to an array called the product term generator or AND array which generates product termsf.sub.p =f.sub.0 (A.sub.0,B.sub.0).multidot.f.sub.1 (A.sub.1,B.sub.1).multidot. . . . .multidot.f.sub.n-1 (A.sub.n-1,B.sub.n-1).multidot.f.sub.n (C.sub.Type: GrantFiled: July 22, 1980Date of Patent: September 7, 1982Assignee: International Business Machines Corp.Inventor: Arnold Weinberger
-
Patent number: 4228520Abstract: A high speed multiply apparatus minimizes latch requirements and I/O pin requirement between chips by a new configuration which iteratively adds four multiples of a multiplicand in a stage of 4-2 carry save adders which then feed four-bit parallel adders each having four sum outputs and a carry output from the highest order bit position. Only the sum outputs are latched and then fed to a carry propagate adder on each iteration for addition to the previous partial products. Only the single carry output from each of the 4-bit parallel adders needs to be latched and then fed to another 4-bit parallel adder.Type: GrantFiled: May 4, 1979Date of Patent: October 14, 1980Assignee: International Business Machines CorporationInventors: Robert C. Letteney, Samuel R. Levine, David T. Shen, Arnold Weinberger
-
Patent number: 4157590Abstract: This specification discloses a multi digit binary adder embodied in programmable logic arrays (PLAs). The particular programmable logic array used here has a separate two bit decoder for receiving each like order pairs of digits A.sub.i, B.sub.i of two n digit binary numbers A.sub.0, A.sub.1....A.sub.n-1 and B.sub.0, B.sub.1....B.sub.n-1 plus a carry C.sub.in. The decoders generate an output signal called a min term on a different line for each of the four possible combinations A.sub.i B.sub.i, A.sub.i B.sub.i, A.sub.i B.sub.i and A.sub.i B.sub.i of the true and complement of each pair. The min terms from the decoders are fed to an array called the product term generator or AND array which generates product termsf.sub.p =f.sub.0 (A.sub.0,B.sub.0) f.sub.1 (A.sub.1,B.sub.1)....f.sub.n-1 (A.sub.n-1, B.sub.n-1) f.sub.n (C.sub.in)The product terms are fed to a second array called a sum of product term generator or OR array that sums product terms f.sub.p.Type: GrantFiled: January 3, 1978Date of Patent: June 5, 1979Assignee: International Business Machines CorporationInventors: Donald G. Grice, David F. Johnson, Arnold Weinberger
-
Patent number: 4118786Abstract: An improved system for adding two numbers together. The numbers may be expressed either in binary form or in binary coded decimal form (wherein each decimal digit is represented by its equivalent four binary bits). By taking advantage of "don't care" decimal input conditions, a minimal implementation of a carry look-ahead adder which can operate upon both types of numbers is obtained.Type: GrantFiled: January 10, 1977Date of Patent: October 3, 1978Assignee: International Business Machines CorporationInventors: Samuel R. Levine, Shanker Singh, Arnold Weinberger
-
Patent number: 4087811Abstract: Disclosed is a decoder which receives a number of coded binary-weighted input signals and which provides, on a plurality of output signal lines, a threshold related to the coded value of the input signals. The threshold is defined at the output as a consecutive sequence of output signal lines having a binary 0 value on one side of the threshold, and a consecutive sequence of output signals on the other side of the threshold having a binary value of 1. In one embodiment, a single level of binary logic receives n input signals and produces a threshold on m = 2.sup.n -1 output signal lines. A second embodiment receives n input signals which are divided into groups of signals, each group of which is applied to an intermediate threshold generator, the outputs of which are combined in a final level to provide m output signals.Type: GrantFiled: February 25, 1976Date of Patent: May 2, 1978Assignee: International Business Machines CorporationInventor: Arnold Weinberger
-
Patent number: 4028731Abstract: An apparatus is disclosed for compressing a p .times. q image array of two-valued (black/white) sample points. The image array points are serially applied to the apparatus in consecutive raster scan lines. In response, the apparatus simultaneously forms two matrices respectively representing a high order p .times. q predictive error array and a p .times. q array of location events (such as the raster leading edges of all objects in the image). Improved compression is achieved by selecting between the more compression efficient of two methods for encoding the position of errors in the prediction error array. These alternative methods are conventional run-length coding and a novel form of reference encoding, used selectively but to significant advantage. Thus, a run-length compression codeword is formed from the count C of non-errors between consecutive errors (in response to the occurrence of each error in the jth bit position of the ith scan line of the predictive error array) upon either C.ltoreq.Type: GrantFiled: September 29, 1975Date of Patent: June 7, 1977Assignee: International Business Machines CorporationInventors: Ronald Barthold Arps, Lalit Rai Bahl, Arnold Weinberger
-
Patent number: 4008460Abstract: A digital LRU network in which a use value in a chronology register always appears to be increasing; it is incremented for each access to a different data block currently represented in an active LRU array and this use value is copied into an index for that block in an active use-value array. Special circuits are provided to maintain the appearance of continuously increasing use values. At the start of each array search, the special circuits check the chronology register to determine if its use value is nearing its highest registerable value by testing its two high order bits for 1's. If so, the chronology register is set to 100...0, which is higher than any use value in the active array, after the use values in the active array are shifted one bit position to the right by writing them into corresponding positions in another array, which then becomes the active array. The right shift drops the low-order bit in the use values and sets the high-order bit to zero.Type: GrantFiled: December 24, 1975Date of Patent: February 15, 1977Assignee: International Business Machines CorporationInventors: Louis R. Bryant, Raymond J. Pedersen, Arnold Weinberger
-
Patent number: 3983382Abstract: Logic circuits in an adder for use in data processing for the detection of a sum of all ZEROES together with the mathematics upon which the circuits are based. Circuits and mathematics are also disclosed for a detection of a sum of all digits equal to the radix less one. Each of these detected sum conditions are produced prior to or at least concurrently with the production of the sum itself.Type: GrantFiled: June 2, 1975Date of Patent: September 28, 1976Assignee: International Business Machines CorporationInventor: Arnold Weinberger
-
Patent number: 3975623Abstract: This specification describes a programmable logic array (PLA) in which the readout table or OR array for the PLA is broken into two segments and the segments placed on opposite sides of the search table or AND array for the PLA. The output lines for the AND array can then be split so that outputs on one segment of those lines are fed to the OR array on one side and outputs on the other portion of those lines are fed to the OR array on the opposite side. Likewise the output lines in the OR arrays can be broken so that different functions can be fed out to opposite sides of the OR arrays. It is also possible to break input lines in both the OR and AND arrays to isolate functions from one another.Type: GrantFiled: December 30, 1974Date of Patent: August 17, 1976Assignee: IBM CorporationInventor: Arnold Weinberger
-
Patent number: 3958222Abstract: This specification describes an associative memory decoder for a memory system in which the units in the memory system are reconfigurable both in size and in number. The decoder is designed to take an address for that memory system and address memory space in the memory system irrespective of the amount of storage in the system so that the decoder has to change as memory capacity is added or subtracted from the memory system.Type: GrantFiled: June 27, 1974Date of Patent: May 18, 1976Assignee: IBM CorporationInventors: Benedicto U. Messina, Arnold Weinberger