Patents by Inventor Arup DE
Arup DE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11188474Abstract: Apparatuses, systems, methods, and computer program products are disclosed for balanced caching. An input circuit receives a request for data of non-volatile storage. A balancing circuit determines whether to execute a request by directly communicating with one or more of a cache and a non-volatile storage based on a first rate corresponding to the cache and a second rate corresponding to the non-volatile storage. A data access circuit executes a request based on a determination made by a balancing circuit.Type: GrantFiled: June 19, 2018Date of Patent: November 30, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventor: Arup De
-
Patent number: 10725709Abstract: Systems and methods for offloading processing from a host to one or more storage processing units using an interconnect network are provided. One such method includes receiving a processing task from the host at a first storage processing unit (SPU) of a plurality of SPUs via a host interface, performing, at the first SPU, the processing task, and transferring data from the first SPU to a second SPU via an interconnection network, where each of the plurality of SPUs includes a non-volatile memory (NVM) and a processing circuitry configured to perform the processing task.Type: GrantFiled: October 1, 2018Date of Patent: July 28, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Arup De, Kiran Kumar Gunnam
-
Patent number: 10649969Abstract: Aspects of the disclosure provide for memory efficient persistent key value store for a solid state device (SSD). The methods and apparatus provide a non-volatile memory (NVM) and a key value store (KVS) processor. The non-volatile memory (NVM) is configured to store a key value data structure. The KVS processor is configured to receive a key value store (KVS) command from a host. The KVS processor is also configured to perform a key value store (KVS) operation on the key value data structure based on the received KVS command. The performing of the key value store (KVS) operation may include using an index structure to process the key value data structure based on the received KVS command. The KVS processor is further configured to provide a response to the host based on the KVS operation.Type: GrantFiled: June 1, 2018Date of Patent: May 12, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventor: Arup De
-
Patent number: 10565123Abstract: A host compiles code to perform a set of one or more database operations on target and embeds an indication of whether the target data is randomly accessed data or sequentially accessed data. The compiled code is transmitted to the compute engine inside a memory system that maintains a first portion of memory for storing sequentially accessed data and a second portion of memory for storing randomly accessed data. The memory system (e.g. SSD) maintains reduced size L2P tables in volatile working memory by maintaining coarse L2P tables in the working memory for use with sequentially accessed data and maintaining fine L2P tables in the working memory for use with randomly accessed data. The compute engine uses the compiled code to perform the set of one or more database operations on the target data using the working memory.Type: GrantFiled: October 5, 2017Date of Patent: February 18, 2020Assignee: Western Digital Technologies, Inc.Inventors: Seung-Hwan Song, Arup De, Pankaj Mehra, Brian W. O'Krafka
-
Publication number: 20190384713Abstract: Apparatuses, systems, methods, and computer program products are disclosed for balanced caching. An input circuit receives a request for data of non-volatile storage. A balancing circuit determines whether to execute a request by directly communicating with one or more of a cache and a non-volatile storage based on a first rate corresponding to the cache and a second rate corresponding to the non-volatile storage. A data access circuit executes a request based on a determination made by a balancing circuit.Type: ApplicationFiled: June 19, 2018Publication date: December 19, 2019Applicant: Western Digital Technologies, Inc.Inventor: ARUP DE
-
Patent number: 10387303Abstract: A memory system (e.g. a solid state drive) includes one or more non-volatile memory die, a controller in communication with the memory die and a compute engine inside the memory system that is near the location of the data and can be used to perform common data manipulation operations.Type: GrantFiled: August 9, 2017Date of Patent: August 20, 2019Assignee: Western Digital Technologies, Inc.Inventors: Pankaj Mehra, Vidyabhushan Mohan, Seung-Hwan Song, Dejan Vucinic, Chao Sun, Minghai Qin, Arup De
-
Patent number: 10318164Abstract: In general, techniques are described by which to provide an interface architecture for storage devices. A storage device comprising non-volatile memory, and a hardware controller may be configured to perform various aspects of the techniques. The hardware controller may be configured to read from or write to one or more data registers in a host device to provide a direct communication channel between each of one or more threads executed by one or more processors of the host device and the hardware controller. The hardware controller may further be configured to send a plurality of commands received from the direct communication channel into a hardware queue, and issue access requests based on the plurality of commands to read data from or write data to the non-volatile memory.Type: GrantFiled: November 18, 2016Date of Patent: June 11, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventor: Arup De
-
Patent number: 10216419Abstract: A system is described that includes a data bus communicatively coupled to a host processor, a graphics processing unit (GPU), and a data storage unit. The GPU is configured to receive instructions from the host processor to perform direct communication over the data bus with the data storage unit. Responsive to receiving instructions to communicate directly with the data storage unit, the GPU will initiate a direct communication channel over the data bus. Once established, a direct communications channel allows the data storage unit and the GPU to directly exchange information and bypass the host CPU and system memory.Type: GrantFiled: January 12, 2016Date of Patent: February 26, 2019Assignee: HGST Netherlands B.V.Inventor: Arup De
-
Publication number: 20190034090Abstract: Systems and methods for offloading processing from a host to one or more storage processing units using an interconnect network are provided. One such method includes receiving a processing task from the host at a first storage processing unit (SPU) of a plurality of SPUs via a host interface, performing, at the first SPU, the processing task, and transferring data from the first SPU to a second SPU via an interconnection network, where each of the plurality of SPUs includes a non-volatile memory (NVM) and a processing circuitry configured to perform the processing task.Type: ApplicationFiled: October 1, 2018Publication date: January 31, 2019Inventors: Arup De, Kiran Kumar Gunnam
-
Publication number: 20180357234Abstract: Aspects of the disclosure provide for memory efficient persistent key value store for a solid state device (SSD). The methods and apparatus provide a non-volatile memory (NVM) and a key value store (KVS) processor. The non-volatile memory (NVM) is configured to store a key value data structure. The KVS processor is configured to receive a key value store (KVS) command from a host. The KVS processor is also configured to perform a key value store (KVS) operation on the key value data structure based on the received KVS command. The performing of the key value store (KVS) operation may include using an index structure to process the key value data structure based on the received KVS command. The KVS processor is further configured to provide a response to the host based on the KVS operation.Type: ApplicationFiled: June 1, 2018Publication date: December 13, 2018Inventor: Arup De
-
Patent number: 10108377Abstract: The embodiments disclosed herein include an interconnection network that is configured to provide data communication between storage processing units. The disclosed interconnection network can be particularly effective when the storage processing units are configured to locally perform scientific computations. The disclosed interconnection network can enable localized, high throughput, and low latency data communication between storage processing units without overloading the host system.Type: GrantFiled: November 13, 2015Date of Patent: October 23, 2018Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Arup De, Kiran Kumar Gunnam
-
Publication number: 20180293174Abstract: A host compiles code to perform a set of one or more database operations on target and embeds an indication of whether the target data is randomly accessed data or sequentially accessed data. The compiled code is transmitted to the compute engine inside a memory system that maintains a first portion of memory for storing sequentially accessed data and a second portion of memory for storing randomly accessed data. The memory system (e.g. SSD) maintains reduced size L2P tables in volatile working memory by maintaining coarse L2P tables in the working memory for use with sequentially accessed data and maintaining fine L2P tables in the working memory for use with randomly accessed data. The compute engine uses the compiled code to perform the set of one or more database operations on the target data using the working memory.Type: ApplicationFiled: October 5, 2017Publication date: October 11, 2018Applicant: Western Digital Technologies, Inc.Inventors: Seung-Hwan Song, Arup De, Pankaj Mehra, Brian W. O'Krafka
-
Patent number: 10095445Abstract: Systems and methods for offloading processing from a host to one or more storage processing units using an interconnect network are provided. One such system includes a host having a processing task, a plurality of storage processing units (SPUs), a host interface configured to enable communications between the host and each of the plurality of SPUs, and an interconnection network coupled to at least two of the plurality of SPUs, where the host is configured to command at least one of the plurality of SPUs to perform the processing task, and command the interconnection network to couple two or more of the plurality of SPUs.Type: GrantFiled: March 29, 2016Date of Patent: October 9, 2018Assignee: Western Digital Technologies, Inc.Inventors: Arup De, Kiran Kumar Gunnam
-
Publication number: 20180052766Abstract: A memory system (e.g. a solid state drive) includes one or more non-volatile memory die, a controller in communication with the memory die and a compute engine inside the memory system that is near the location of the data and can be used to perform common data manipulation operations.Type: ApplicationFiled: August 9, 2017Publication date: February 22, 2018Applicant: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Pankaj Mehra, Vidyabhushan Mohan, Seung-Hwan Song, Dejan Vucinic, Chao Sun, Minghai Qin, Arup De
-
Publication number: 20170329640Abstract: Systems and methods for designating a storage processing unit as a communication hub(s) in a SSD storage system are provided. The storage system can include a host, storage processing units (SPUs), and a host interface to enable communications between host and SPUs. One such method involves receiving a processing task including multiple threads to be performed, determining a baseline configuration for scheduling execution of threads on SPUs and a baseline cost function, marking one SPU as a communication hub, rescheduling, if a thread scheduled for execution on any of the other SPUs is decomposable to multiple sub-threads, a first sub-thread for execution on marked SPU, evaluating a second cost function for performing the processing task, including first sub-thread rescheduled on marked SPU, based on same factors as the baseline cost function, and unmarking, if baseline cost function is less than second cost function, the marked SPU.Type: ApplicationFiled: May 10, 2016Publication date: November 16, 2017Inventors: Zvonimir Z. Bandic, Arup De, Kiran Kumar Gunnam
-
Publication number: 20170286170Abstract: Systems and methods for offloading processing from a host to one or more storage processing units using an interconnect network are provided. One such system includes a host having a processing task, a plurality of storage processing units (SPUs), a host interface configured to enable communications between the host and each of the plurality of SPUs, and an interconnection network coupled to at least two of the plurality of SPUs, where the host is configured to command at least one of the plurality of SPUs to perform the processing task, and command the interconnection network to couple two or more of the plurality of SPUs.Type: ApplicationFiled: March 29, 2016Publication date: October 5, 2017Inventors: Arup De, Kiran Kumar Gunnam
-
Publication number: 20170147233Abstract: In general, techniques are described by which to provide an interface architecture for storage devices. A storage device comprising non-volatile memory, and a hardware controller may be configured to perform various aspects of the techniques. The hardware controller may be configured to read from or write to one or more data registers in a host device to provide a direct communication channel between each of one or more threads executed by one or more processors of the host device and the hardware controller. The hardware controller may further be configured to send a plurality of commands received from the direct communication channel into a hardware queue, and issue access requests based on the plurality of commands to read data from or write data to the non-volatile memory.Type: ApplicationFiled: November 18, 2016Publication date: May 25, 2017Inventor: Arup De
-
Publication number: 20170147516Abstract: A system is described that includes a data bus communicatively coupled to a host processor, a graphics processing unit (GPU), and a data storage unit. The GPU is configured to receive instructions from the host processor to perform direct communication over the data bus with the data storage unit. Responsive to receiving instructions to communicate directly with the data storage unit, the GPU will initiate a direct communication channel over the data bus. Once established, a direct communications channel allows the data storage unit and the GPU to directly exchange information and bypass the host CPU and system memory.Type: ApplicationFiled: January 12, 2016Publication date: May 25, 2017Inventor: Arup De
-
Publication number: 20170139606Abstract: The embodiments disclosed herein include an interconnection network that is configured to provide data communication between storage processing units. The disclosed interconnection network can be particularly effective when the storage processing units are configured to locally perform scientific computations. The disclosed interconnection network can enable localized, high throughput, and low latency data communication between storage processing units without overloading the host system.Type: ApplicationFiled: November 13, 2015Publication date: May 18, 2017Inventors: Arup DE, Kiran Kumar GUNNAM