Patents by Inventor Atsushi Ike
Atsushi Ike has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10564992Abstract: A simulation apparatus includes a memory, and a second processor configured to detect an internal state of the first processor in the operation simulation, when a target block in the operation simulation changes, the target block being included in blocks obtained by dividing code of the program, generate association information in which the internal state detected by the detecting section and performance values of instructions included in the target block in the detected internal state are associated with each other, and execute an execution code that allows a performance value when the first processor executes the target block to be calculated based on the association information, by using the internal state detected and the association information generated for the target block, to thereby calculate a performance value when the first processor executes the target block.Type: GrantFiled: April 7, 2014Date of Patent: February 18, 2020Assignee: FUJITSU LIMITEDInventors: David Thach, Atsushi Ike
-
Patent number: 9880841Abstract: A computation method includes: obtaining one or more first performance values of one or more instructions in a specific code for each of a plurality of first combinations of behavior result of a cache memory when a plurality of accesses to a memory area are executed; obtaining a second combination of behavior result of the cache memory when the plurality of accesses are executed based on an execution result of behavior simulation of the cache memory for a case where a processor executes a program including the specific code; and computing, by a computer, a third performance value when the processor executes the specific code based on one or more second performance values of the one or more instructions corresponding to the second combination among the one or more first performance values when the second combination is included in the plurality of first combinations.Type: GrantFiled: November 6, 2014Date of Patent: January 30, 2018Assignee: FUJITSU LIMITEDInventor: Atsushi Ike
-
Publication number: 20160196156Abstract: A simulation apparatus includes a generating circuit configured to detect an internal state of a processor at a start of execution of a process block, when among blocks obtained by dividing code of a program executed by the processor that performs out-of-order execution, processing transitions to the process block in a simulation simulating operation in a case where the processor executes the program, the generating circuit being further configured to generate host code that enables calculation of a block execution period for the case where the processor executes the process block, the generating circuit generating the host code by executing the simulation of the process block based on the detected internal state of the processor; and an executing circuit configured to calculate the block execution period by executing the host code generated by the generating circuit.Type: ApplicationFiled: March 15, 2016Publication date: July 7, 2016Applicant: FUJITSU LIMITEDInventors: Shinya KUWAMURA, Atsushi Ike
-
Patent number: 9372703Abstract: A simulation apparatus includes: operations of: dividing code of a program in a target processor into blocks; setting an execution result of an externally-dependant instruction depending on an external environment as a prediction result; carrying out function simulation based on the prediction result; calculating an execution time of the externally-dependant instruction according to instruction execution timing information and a function simulation result; generating host code which makes a host processor execute performance simulation based on the function simulation result: correcting the execution time of the externally-dependant instruction based on a delay time of the externally-dependent instruction and a execution time of an instruction executed before or after the externally-dependent function if an execution result of the externally-dependent function when the host processor executes the host code differs from the prediction result; and setting a corrected execution time of the external-dependent insType: GrantFiled: September 14, 2012Date of Patent: June 21, 2016Assignee: FUJITSU LIMITEDInventors: Shinya Kuwamura, Atsushi Ike
-
Publication number: 20160011889Abstract: A method includes: each time a target block to be simulated among blocks produced by dividing a program of a target processor to be simulated changes from one to another among the blocks, generating and storing in a memory, association information that associates an internal state of the target processor with a performance value of each instruction of the target block, and an execution code of the target processor to which program included in the target block is converted; executing the execution code using the association information associated with the internal state to calculate the performance value of the target block; deleting the execution code and the association information of a block to be deleted from among the plurality of blocks produced by dividing the program of the target processor based on a probability of execution in response to a branch in a preceding block in execution from the memory.Type: ApplicationFiled: July 2, 2015Publication date: January 14, 2016Applicant: FUJITSU LIMITEDInventors: David Thach, Atsushi Ike
-
Patent number: 9207916Abstract: A code converter 11 of a simulation apparatus 1 detects, during the execution of a program in a target CPU, an externally dependent instruction affected by the external environment in each of divided blocks, predicts the execution result of the externally dependent instruction, simulates the instruction execution in the predicted result, and generates a host code in which a code for performance simulation is embedded based on the simulation result. A simulation executor 12 performs performance simulation about instruction execution in the prediction result of the program using the host code, and when the execution result of the externally dependent instruction is different from the setting of the prediction result during the execution, corrects the execution time of the instruction in the prediction result using the execution time of instructions executed before and after the instruction, and the like. A simulation information collector 13 collects and outputs performance simulation information.Type: GrantFiled: April 9, 2013Date of Patent: December 8, 2015Assignee: FUJITSU LIMITEDInventors: Atsushi Ike, David Thach
-
Publication number: 20150193352Abstract: A computation method includes: obtaining one or more first performance values of one or more instructions in a specific code for each of a plurality of first combinations of behavior result of a cache memory when a plurality of accesses to a memory area are executed; obtaining a second combination of behavior result of the cache memory when the plurality of accesses are executed based on an execution result of behavior simulation of the cache memory for a case where a processor executes a program including the specific code; and computing, by a computer, a third performance value when the processor executes the specific code based on one or more second performance values of the one or more instructions corresponding to the second combination among the one or more first performance values when the second combination is included in the plurality of first combinations.Type: ApplicationFiled: November 6, 2014Publication date: July 9, 2015Applicant: FUJITSU LIMITEDInventor: Atsushi Ike
-
Publication number: 20150127318Abstract: An operation of a processor with out-of-order execution is simulated by a computer configured to access a storage unit storing a specific internal state of the processor. A program executed by the processor is divided into a plurality of blocks. When a target block on which an operation simulation is to be performed is changed from a first block to a second block in the plurality of blocks, the computer determines whether the second block is a block that performs a process according to an exception that has occurred in the first block. When it is determined that the second block is a block that performs the process according to the exception, the computer performs the operation simulation of the second block after changing an internal state of the processor in the operation simulation to the specific internal state stored in the storage unit.Type: ApplicationFiled: September 25, 2014Publication date: May 7, 2015Applicant: Fujitsu LimitedInventors: David Thach, Shinya Kuwamura, Atsushi Ike
-
Patent number: 8949019Abstract: A communication device includes a memory and a processor coupled to the memory. The processor executes a process including calculating an amount of electricity available in a second device while a first communication unit and a second communication unit with each other, determining a first generation unit to be a generation unit, when the amount of electricity thus calculated is smaller than a predetermined amount, out of the first generation unit that generates navigation information based on information acquired by an information acquisition unit and a second generation unit, and controlling the second device so as to stop supplying power to the second generation unit and to output the navigation information generated by the first generation unit when the first generation unit is determined.Type: GrantFiled: July 24, 2012Date of Patent: February 3, 2015Assignee: Fujitsu LimitedInventors: David Thach, Atsushi Ike, Yutaka Tamiya, Ryosuke Oishi
-
Patent number: 8949681Abstract: A correction apparatus includes an acquirer that acquires the execution time of an instruction in a given block among a block group that includes blocks obtained by dividing program code; a detector that detects a first resource group designated by a tail instruction in a preceding block that is executed before the given block and a second resource group designated by a head instruction of the given block; an identifier that identifies a resource common to the first and the second resource groups; a calculator that from the time when the identified resource is used by the head instruction and the time when use of the identified resource by the tail instruction ends, calculates a delay period caused by the preceding block; a corrector that based on the calculated delay period, corrects the acquired execution time; and an output device that outputs the corrected execution time.Type: GrantFiled: June 28, 2012Date of Patent: February 3, 2015Assignee: Fujitsu LimitedInventors: Shinya Kuwamura, Atsushi Ike
-
Publication number: 20140316761Abstract: A simulation apparatus includes a memory, and a second processor configured to detect an internal state of the first processor in the operation simulation, when a target block in the operation simulation changes, the target block being included in blocks obtained by dividing code of the program, generate association information in which the internal state detected by the detecting section and performance values of instructions included in the target block in the detected internal state are associated with each other, and execute an execution code that allows a performance value when the first processor executes the target block to be calculated based on the association information, by using the internal state detected and the association information generated for the target block, to thereby calculate a performance value when the first processor executes the target block.Type: ApplicationFiled: April 7, 2014Publication date: October 23, 2014Applicant: FUJITSU LIMITEDInventors: David Thach, Atsushi Ike
-
Patent number: 8819496Abstract: In the system, an apparatus for collecting trace information provided on a circuit executing a program includes a counter unit which increments a count value for each execution cycle of the program, and a collection unit outputs trace information at a fetching timing of the trace information outputted by the circuit and a count value of the counter unit at the fetching timing. Another apparatus for processing trace information includes a trace information acquisition unit which acquires the trace information added with a count value from a trace information collection apparatus, a sort processing unit which sorts the acquired trace information based on the count value, and a trace information storage unit which store the sorted trace information.Type: GrantFiled: November 5, 2010Date of Patent: August 26, 2014Assignee: Fujitsu LimitedInventor: Atsushi Ike
-
Patent number: 8725485Abstract: A simulation method and apparatus including a restore point setting unit setting restore points in core models for executing threads using parallel processing. The method also includes storing information for reproducing a state the core models at the restore points.Type: GrantFiled: February 26, 2008Date of Patent: May 13, 2014Assignee: Spansion LLCInventors: Masato Tatsuoka, Atsushi Ike
-
Patent number: 8479168Abstract: An information processing and method include acquiring a trace group indicating instants of time of execution of processing operations and vestiges of contents of the execution, behavior information indicating behaviors of a processor of the arbitrary system, and state information indicating state transitions of an arbitrary hardware device other than the processor. A behavior trace searching unit searches when an arbitrary behavior is specified from behaviors indicated by the behavior information, a state trace searching unit searches when an arbitrary state transition is specified from the state transition indicated by the state information, an associating unit associates, the traces found by the behavior trace searching unit and the traces found by the state trace searching unit according to an instruction and an outputting unit outputs the traces associated by the associating unit as traces for a simulation of the behaviors.Type: GrantFiled: December 4, 2009Date of Patent: July 2, 2013Assignee: Fujitsu LimitedInventor: Atsushi Ike
-
Publication number: 20130096903Abstract: A simulation apparatus includes: operations of: dividing code of a program in a target processor into blocks; setting an execution result of an externally-dependant instruction depending on an external environment as a prediction result; carrying out function simulation based on the prediction result; calculating an execution time of the externally-dependant instruction according to instruction execution timing information and a function simulation result; generating host code which makes a host processor execute performance simulation based on the function simulation result: correcting the execution time of the externally-dependant instruction based on a delay time of the externally-dependent instruction and a execution time of an instruction executed before or after the externally-dependent function if an execution result of the externally-dependent function when the host processor executes the host code differs from the prediction result; and setting a corrected execution time of the external-dependent insType: ApplicationFiled: September 14, 2012Publication date: April 18, 2013Applicant: FUJITSU LIMITEDInventors: Shinya KUWAMURA, Atsushi Ike
-
Publication number: 20130060459Abstract: A communication device includes a memory and a processor coupled to the memory. The processor executes a process including calculating an amount of electricity available in a second device while a first communication unit and a second communication unit with each other, determining a first generation unit to be a generation unit, when the amount of electricity thus calculated is smaller than a predetermined amount, out of the first generation unit that generates navigation information based on information acquired by an information acquisition unit and a second generation unit, and controlling the second device so as to stop supplying power to the second generation unit and to output the navigation information generated by the first generation unit when the first generation unit is determined.Type: ApplicationFiled: July 24, 2012Publication date: March 7, 2013Applicant: FUJITSU LIMITEDInventors: David THACH, Atsushi IKE, Yutaka TAMIYA, Ryosuke OISHI
-
Publication number: 20130047050Abstract: A correction apparatus includes an acquirer that acquires the execution time of an instruction in a given block among a block group that includes blocks obtained by dividing program code; a detector that detects a first resource group designated by a tail instruction in a preceding block that is executed before the given block and a second resource group designated by a head instruction of the given block; an identifier that identifies a resource common to the first and the second resource groups; a calculator that from the time when the identified resource is used by the head instruction and the time when use of the identified resource by the tail instruction ends, calculates a delay period caused by the preceding block; a corrector that based on the calculated delay period, corrects the acquired execution time; and an output device that outputs the corrected execution time.Type: ApplicationFiled: June 28, 2012Publication date: February 21, 2013Applicant: FUJITSU LIMITEDInventors: Shinya KUWAMURA, Atsushi Ike
-
Patent number: 8291369Abstract: A verification support apparatus and method are provided. The verification support apparatus executing a simulation controlling a communication between a first hardware model in communication with a bus model and adapted to the same first specifications as the bus model, and a second hardware model in communication with the bus model and adapted to second specifications differing from those of the bus model, the apparatus includes a reception unit that receives data based on the second specifications from the second hardware model, a conversion unit that, based on the first specifications, converts the data received by the reception unit into data adapted to the first specifications; and a transmission unit that transmits the data converted by the conversion unit, via the bus model, to a hardware model which is a transmission destination.Type: GrantFiled: March 25, 2010Date of Patent: October 16, 2012Assignee: Fujitsu LimitedInventors: Ryosuke Oishi, Atsushi Ike
-
Publication number: 20110113291Abstract: In the system, an apparatus for collecting trace information provided on a circuit executing a program includes a counter unit which increments a count value for each execution cycle of the program, and a collection unit outputs trace information at a fetching timing of the trace information outputted by the circuit and a count value of the counter unit at the fetching timing. Another apparatus for processing trace information includes a trace information acquisition unit which acquires the trace information added with a count value from a trace information collection apparatus, a sort processing unit which sorts the acquired trace information based on the count value, and a trace information storage unit which store the sorted trace information.Type: ApplicationFiled: November 5, 2010Publication date: May 12, 2011Applicant: FUJITSU LIMITEDInventor: Atsushi IKE
-
Patent number: 7908592Abstract: A software/hardware (SW/HW) partitioning and evaluating program allows a computer to perform a procedure of compiling a source code in which a mark is added to a portion to be executed by hardware, a procedure of generating an executable program for a simulator of CPU on a system-on-chip (SoC), a procedure of storing in memory an execution result of the executable program, and a procedure of evaluating an SW/HW partition based on the execution result.Type: GrantFiled: October 4, 2006Date of Patent: March 15, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Masato Tatsuoka, Atsushi Ike