Patents by Inventor Avigdor Segal
Avigdor Segal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240171662Abstract: Communication in an asymmetric multiengine system is handled using engine routing tables defining subsets of engines to control engine-to-engine connection mapping. Local devices perform an engine selection process that includes selecting an engine routing table based on a number of remote engines in a remote device and selecting an engine set from the selected table based on an identifier of the remote device. A connection to the remote device is created using the engines identified in the selected engine set.Type: ApplicationFiled: January 30, 2024Publication date: May 23, 2024Applicant: Amazon Technologies, Inc.Inventors: Saleh Abd-Alhaleem, Leah Shalev, Hani Ayoub, Avigdor Segal
-
Patent number: 11917041Abstract: Communication in an asymmetric multiengine system is handled using engine routing tables defining subsets of engines to control engine-to-engine connection mapping. Local devices perform an engine selection process that includes selecting an engine routing table based on a number of remote engines in a remote device and selecting an engine set from the selected table based on an identifier of the remote device. A connection to the remote device is created using the engines identified in the selected engine set.Type: GrantFiled: June 15, 2021Date of Patent: February 27, 2024Assignee: Amazon Technologies, Inc.Inventors: Saleh Abd-Alhaleem, Leah Shalev, Hani Ayoub, Avigdor Segal, Shadi Ammouri, Yossi Leybovich, Yehuda Yitschak
-
VIRTUAL NETWORK INTERFACES FOR MANAGED LAYER-2 CONNECTIVITY AT COMPUTING SERVICE EXTENSION LOCATIONS
Publication number: 20230171189Abstract: A networking manager of an extension server of a virtualized computing service detects that a data link layer frame has been obtained at the extension server. The networking manager delivers at least a portion of contents of the frame to a compute instance running at the extension server in response to determining that a destination media access control (MAC) address of the frame matches a MAC address of a local-premise-access virtual network interface attached to the compute instance. The local-premise-access virtual network interface is not assigned an Internet Protocol (IP) address from a range of IP addresses managed by the virtualized computing service.Type: ApplicationFiled: November 29, 2021Publication date: June 1, 2023Applicant: Amazon Technologies, Inc.Inventors: Eric Samuel Stone, Anthony Nicholas Liguori, Jonathan Mullen, Matthew Browne Barr, Steven Anthony Kady, Steven Douglas Robinson, Tal Avraham, Tatiana Cooke, Clint Joseph Sbisa, Vitaly Ostrovsky, Jonathan Chocron, Avigdor Segal, Abhishek Katuluru -
Patent number: 11606104Abstract: The integrity of transmitted data can be protected by causing that data to be transmitted twice, and calculating protection information (PI) for the data from each transmission. The PI can include information such as a checksum or signature that should have the same value if the data from each transmission is the same. If the PI values are not the same, an error handling procedure can be activated, such as may retry the transmission. For write operations, the data can be transmitted twice from a source to a storage destination, while for read operations, the data can be transmitted to a recipient then sent back from the recipient to the storage device, with PI calculated for each transmission. A component such as a storage processor can perform at least this comparison step. Such approaches can also be used for network transmission or high performance computing.Type: GrantFiled: December 8, 2021Date of Patent: March 14, 2023Assignee: Amazon Technologies, Inc.Inventors: Avigdor Segal, Leonid Baryudin, Erez Izenberg, Erez Sabbag, Se Wang Oh, Noga Smith
-
Patent number: 11467998Abstract: Techniques for low-latency packet processing are disclosed. A network device receives a first set of write transactions including a first set of data segments corresponding to a first DMA descriptor from a host. The network device receives a second set of write transactions including a second set of data segments corresponding to a second DMA descriptor from the host. The network device detects that the first set of data segments have been written. In response to detecting that the first set of data segments have been written, and prior to completely writing the second set of data segments and to receiving a packet notifier from the host, the network device processes the first DMA descriptor.Type: GrantFiled: March 16, 2021Date of Patent: October 11, 2022Assignee: Amazon Technologies, Inc.Inventors: Erez Izenberg, Said Bshara, Jonathan Cohen, Avigdor Segal
-
Patent number: 11405324Abstract: A technique for packet processing may include maintaining a data structure representing transport status information associated with a sliding window of sequential packets for a host system. When a packet targeted for the host system is received, a packet validation process can be performed on the packet. The packet validation process may include validating that the packet belongs to the sliding window of the sequential packets by comparing the packet serial number of the packet against the packets being expected in the sliding window. The packet validation process may also include validating that the packet is being received for the first time and is not a duplicate packet. Upon validating the packet, the packet can be placed into the host system, and the status information can be updated to indicate that the packet has been received.Type: GrantFiled: December 12, 2019Date of Patent: August 2, 2022Assignee: Amazon Technologies, Inc.Inventors: Avigdor Segal, Leah Shalev, Nofar Mann, Erez Izenberg, Noam Katz
-
Patent number: 11386008Abstract: A memory apparatus for detecting false hits in a content-addressable memory (CAM) is disclosed. The memory apparatus includes a controller coupled to the CAM and a memory. The controller receives a search result including an address from the CAM, the address corresponding to a matching entry from a first set of data entries that matches a search tag. The controller provides a read address based on the address to the memory, which returns a second data entry from a second set of data entries corresponding to the read address. The controller receives the read data and generates an error detection result based on a comparison between the second data entry and the search tag.Type: GrantFiled: September 11, 2020Date of Patent: July 12, 2022Assignee: Amazon Technologies, Inc.Inventors: Anna Rom-Saksonov, Erez Izenberg, Avigdor Segal, Jonathan Cohen, Nitzan Zisman, Noam Attias
-
Patent number: 10120792Abstract: A method that includes sending to an embedded flash storage device (EFSD) and during a transaction, a data unit and recovery metadata that differs from a flash memory unit memory management data structure (FMUMMDS); instructing the EFSD to program the data unit and the recovery metadata to a group of flash memory cells; sending to the host computer a transaction completion indication in response to a successful completion of the programming and before a completion of a management process that comprises updating by the flash memory controller, the FMUMMDS to reflect (a) the recovery metadata and (b) physical address information related to the group of the flash memory cells; and programming, by the EFSD, the FMUMMDS to the flash memory unit; wherein the data structure is reconstructible based upon the recovery metadata and the physical address information related to the group of the flash memory cells.Type: GrantFiled: January 29, 2014Date of Patent: November 6, 2018Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Avigdor Segal, Hanan Weingarten, Igal Maly, Irena Shemesh
-
Patent number: 9972393Abstract: According to an embodiment of the invention there is provided a method for accelerating programming of data, the method may include receiving multiple input data units that were sent from a host computer; wherein the input data units may include first and second input data units; first level programming the first input data units to cache memory pages and first level programming the second input data units to first level target memory pages; and applying a copy back operation that comprises retrieving the first input data units from the cache memory pages and second level programming the first input data units to second level target memory pages; wherein any target page out of the first level target pages and the second level target pages differs from a cache memory page; and wherein the first level programming is faster than the second level programming.Type: GrantFiled: July 3, 2014Date of Patent: May 15, 2018Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventor: Avigdor Segal
-
Patent number: 9954558Abstract: A method for fast decoding, the method may include (a) performing a hard read of a group of flash memory cells to provide hard read data; wherein the group of flash memory cells store a codeword that comprises component codes of multiple dimensions; (b) hard decoding the hard read data to provide a hard decoding result; wherein the hard decoding result comprises first suggested values of component codes of at least one dimension of the multiple dimensions; (c) performing at least one additional read attempt of the group of flash memory cells to provide additional data; (d) performing a partial extensiveness soft decoding the additional data, in response to the first suggested values, to provide a soft decoding result; and (e) wherein the soft decoding result comprises second suggested values of component codes of one or more dimensions of the multiple dimensions.Type: GrantFiled: March 3, 2016Date of Patent: April 24, 2018Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Avi Steiner, Avigdor Segal, Hanan Weingarten
-
Patent number: 9524211Abstract: A method for managing an encoding process, the method includes receiving or determining, by a processor, (i) code rates for multiple pages, and (ii) sizes of a plurality of data segments to be stored in the multiple pages after being encoded to provide multiple codewords; determining, by the processor, sizes of the multiple codewords while maintaining the code rates for the multiple pages and minimizing a number of split data segments out of the plurality of data segments, wherein each split data segment is split between at least two codewords of the multiple codewords, wherein a retrieval of the split data segment involves a retrieval of the at least two codewords; and sending to an encoder information about the sizes of the multiple codewords.Type: GrantFiled: November 18, 2014Date of Patent: December 20, 2016Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Avigdor Segal, Hanan Weingarten, Igal Maly
-
Patent number: 9195592Abstract: A method of managing a non-volatile memory module, the method may include: allocating, by a memory controller, logically erased physical blocks of a non-volatile memory module to a spare block pool; allocating, by the memory controller, physical blocks from the spare block pool to become buffer blocks of a buffer of the non-volatile memory module; and controlling, by the memory controller, a utilization of the buffer blocks of the buffer by applying a page based buffer management scheme.Type: GrantFiled: December 4, 2013Date of Patent: November 24, 2015Assignee: DENSBITS TECHNOLOGIES LTD.Inventors: Hanan Weingarten, Igal Maly, Avigdor Segal
-
Patent number: 9021177Abstract: A method for using a single spare block pool in flash memory comprising: allocating a plurality of flash memory arrays, wherein each flash memory array comprises a plurality of flash memory blocks; within a main flash memory array: allocating a used block pool comprising a plurality of used blocks and allocating a main spare block pool comprising a plurality of spare blocks; within each of the other flash memory arrays: allocating a used block pool comprising multiple used blocks; allocating a minimum spare block pool comprising a minimum number of spare blocks; allocating the main spare block pool and each of the minimum spare block pools to a single spare block pool; transferring a spare block from the main spare block pool to one of the minimum spare block pools; and transferring a spare block from a first minimum spare block pool to a second minimum spare block pool.Type: GrantFiled: April 28, 2011Date of Patent: April 28, 2015Assignee: Densbits Technologies Ltd.Inventors: Avigdor Segal, Igal Maly
-
Patent number: 8996790Abstract: A method, a computer readable medium and a system for managing flash memory. The method may include receiving multiple data sectors from an interface; writing the multiple data sectors into a data buffer that is nonvolatile; creating a pointer in a data management structure that is stored in a metadata buffer that is nonvolatile, for each data sector corresponding to a storage location of the data sector in the data buffer; if a predefined condition is reached, merging data sectors stored in the data buffer with data sectors that are already stored in a sequential nonvolatile portion of the flash memory device, wherein the sequential nonvolatile portion differs from the data buffer.Type: GrantFiled: March 29, 2012Date of Patent: March 31, 2015Assignee: DensBits Technologies Ltd.Inventors: Avigdor Segal, Hanan Weingarten, Alik Vainerovitch
-
Patent number: 8947941Abstract: A non-transitory computer readable medium, a flash controller and a method for state responsive encoding and programming; the method may include encoding an information entity by applying a state responsive encoding process to provide at least one codeword; wherein the state responsive encoding process is responsive to a state of flash memory cells; and programming the at least one codeword to at least one group of flash memory cells by applying a state responsive programming process that is responsive to the state, the state being either an estimated state or an actual state.Type: GrantFiled: February 9, 2012Date of Patent: February 3, 2015Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Hanan Weingarten, Igal Maly, Avigdor Segal
-
Patent number: 8850297Abstract: A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a sub-set of the data may be corrected. Intermediate CRC values may be computed for the entire uncorrected set of data in parallel with said correcting. Supplemental CRC values may be computed for only the sub-set of changed data after said correcting. The intermediate and supplemental CRC values may be combined to generate CRC values for the entire corrected set of data. The validity of the corrected set of data may be evaluated by comparing the combined CRC values with the initial CRC values.Type: GrantFiled: December 27, 2013Date of Patent: September 30, 2014Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Erez Sabbag, Avigdor Segal, Ilan Bar, Eli Sterin
-
Patent number: 8850100Abstract: A system, a method and a non-transitory computer readable medium are disclosed. The non-transitory computer readable medium may store instructions for: (I) interleaving at least two portions of a first codeword of a group of codewords between at least two flash memory planes while violating at least one ordering rule out of (a) an even odd ordering rule, (b) a programming type ordering rule, and (c) a codeword portions ordering rule; and (II) interleaving different portions of other codewords of the group of codewords between multiple flash memory planes while maintaining the even odd ordering rule, the programming type ordering rule and the codeword portions ordering rule. The at least two portions may be programmed to rows in different flash memory blocks, and the flash memory planes may belong to the same or multiple flash memory dies. The programming type ordering may define different decoupling sequence steps with sizes set for different programming types according to sensitivity to noise.Type: GrantFiled: November 17, 2011Date of Patent: September 30, 2014Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Hanan Weingarten, Guy Azrad, Avigdor Segal
-
Patent number: 8819385Abstract: A method for accessing a flash memory, the method includes: receiving a read request that is associated with a logical address that is mapped to a physical address of a set of flash memory cells; accessing multiple mapping data structures of different granularity to obtain the physical address of the set of flash memory cells; wherein during at least one point in time at least one mapping data structure is stored in an erase block and wherein the erase block comprises multiple physical pages that are written in a sequential manner and are associated with logical page addresses that are assigned in a random manner; and reading a content of the set of flash memory cells.Type: GrantFiled: July 27, 2009Date of Patent: August 26, 2014Assignee: Densbits Technologies Ltd.Inventors: Boris Barsky, Avigdor Segal, Igal Maly
-
Patent number: 8621321Abstract: A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a sub-set of the data may be corrected. Intermediate CRC values may be computed for the entire uncorrected set of data in parallel with said correcting. Supplemental CRC values may be computed for only the sub-set of changed data after said correcting. The intermediate and supplemental CRC values may be combined to generate CRC values for the entire corrected set of data. The validity of the corrected set of data may be evaluated by comparing the combined CRC values with the initial CRC values.Type: GrantFiled: June 28, 2011Date of Patent: December 31, 2013Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Erez Sabbag, Avigdor Segal, Ilan Bar, Eli Sterin
-
Patent number: 8588003Abstract: A method, system and a computer readable medium, the method may include programming multiple logical pages to a flash memory module according to a programming order; calculating a XOR value for each group of logical pages; storing the XOR value of each group of logical pages; and using a XOR value of a group of logical pages to reconstruct a corrupted logical page of the group of logical pages; wherein up to a single logical page of each group of logical pages is programmed to a each row of a flash memory die; and wherein logical page numbers of logical pages of a same type that belong to different groups of logical pages belong to non-overlapping numerical ranges.Type: GrantFiled: March 29, 2012Date of Patent: November 19, 2013Assignee: Densbits Technologies Ltd.Inventors: Hanan Weingarten, Avigdor Segal