Patents by Inventor Azuma Suzuki
Azuma Suzuki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8994405Abstract: A semiconductor integrated circuit device includes a first flip-flop circuit receiving data in synchronization with a first clock signal, a logic circuit performing a predetermined process on data output from the first flip-flop circuit, a hold buffer delaying transmission of an output of the logic circuit, a second flip-flop circuit receiving an output of the hold buffer in synchronization with a second clock signal, and a power supply circuit capable of selecting a supply of a power supply voltage to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit between a first power supply voltage and a second power supply voltage higher than the first power supply voltage. A power supply voltage supplied to the hold buffer remains the same when the power supply voltage supplied to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit changes between first and second power supply voltages.Type: GrantFiled: February 26, 2014Date of Patent: March 31, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Azuma Suzuki, Hiroyuki Hara
-
Publication number: 20150070050Abstract: A semiconductor integrated circuit device includes a first flip-flop circuit receiving data in synchronization with a first clock signal, a logic circuit performing a predetermined process on data output from the first flip-flop circuit, a hold buffer delaying transmission of an output of the logic circuit, a second flip-flop circuit receiving an output of the hold buffer in synchronization with a second clock signal, and a power supply circuit capable of selecting a supply of a power supply voltage to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit between a first power supply voltage and a second power supply voltage higher than the first power supply voltage. A power supply voltage supplied to the hold buffer remains the same when the power supply voltage supplied to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit changes between first and second power supply voltages.Type: ApplicationFiled: February 26, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Azuma SUZUKI, Hiroyuki HARA
-
Publication number: 20120014191Abstract: A semiconductor memory device of an embodiment includes memory cells 2, a write-back determining unit 7, and a read controller 8. Each memory cell 2 is capable of writing and reading through different paths. The write-back determining unit 7 determines whether or not to perform the write-back for a non-selected column, at the time of the write for a selected column. On the basis of the determination result of the write-back determining unit 7, the read controller 8 controls the read of the data used in the write-back for the non-selected column.Type: ApplicationFiled: July 12, 2011Publication date: January 19, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Azuma SUZUKI, Fumihiko TACHIBANA, Tomoaki YABE
-
Patent number: 6188237Abstract: A high speed impedance matching circuit suitable for use in high speed semiconductor integrated circuits matches the output impedance of a semiconductor device to the impedance of other devices such a computer system bus thereby reducing signal reflections caused by impedance mismatches and which can adversely affect the operation of a high speed computer system. The impedance of an output buffer is matched to the impedance of an external resistor.Type: GrantFiled: May 21, 1999Date of Patent: February 13, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Azuma Suzuki, Shigeyuki Hayakawa
-
Patent number: 6163499Abstract: A semiconductor device is equipped with an improved programmable impedance output buffer driver which makes it possible to adjust the impedance of the output buffer of the semiconductor device to the impedance of the bus lines of the system bus in a normal operation mode and to adjust the impedance of the output buffer of the semiconductor device to a predetermined fixed impedance in a test mode. It is therefore possible to effectively and accurately conduct tests of the semiconductor device.Type: GrantFiled: December 14, 1999Date of Patent: December 19, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 5805515Abstract: A semiconductor memory has memory cells for data storage, connected to bit line pair a memory cell selection decoder for selecting the memory cell in the plurality of memory cells corresponding to a bit line direction address, a bit line load circuit for supplying a voltage potential to the bit line pair, and an impedance control circuit for receiving the bit line direction address and changing an impedance of the bit line load circuit according to the bit line direction address. The semiconductor memory performs data write-in and data readout operations from/to the memory cell in the plurality of memory cells selected by the memory cell selection decoder through the bit line pair.Type: GrantFiled: May 29, 1996Date of Patent: September 8, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 5748558Abstract: A semiconductor memory device of the present invention is so constituted that, in addition to a first address register for fetching and holding an address signal in synchronous with a clock signal irrespective of read operation and write operation, a second address register is provided to hold a write address, and an address selection circuit selects the held write address to write data held in an input data register into a cell. Thereby, a late write system can be achieved in an synchronous SRAM.Type: GrantFiled: July 31, 1995Date of Patent: May 5, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 5740121Abstract: A synchronous-type memory performing in synchronization with a clock provided from an external device. This memory includes memory cells for storing data and selected by one of word lines, a decoder and a S/A. The decoder latches an address to select a word line in accordance with a rising edge of the clock, selecting a word line, and deselecting all word lines in accordance with a falling edge of the clock. The S/A stores the data transferred from the memory cell belonged to the word line selected by the decoder in synchronism with the rising edge of the clock before all the word lines is switched by the decoder to a deselected state, synchronized with the falling edge of the clock.Type: GrantFiled: October 15, 1996Date of Patent: April 14, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Azuma Suzuki, Hatsuhiro Kato
-
Patent number: 5717653Abstract: A static random-access memory (SRAM) of late-write type, in which the total time required to write data is reduced, thereby increasing the write margin. No time is therefore wasted in writing and reading data. The SRAM has an address register for holding a write address, besides an address register for holding an input address. A pass gate selects the write address held in the address register or the input address held in the address register. In a read cycle, a decoding path is formed to decode a read address, without using delay circuits. In a write cycle, a second decoding path is formed to decode a write address, using delay circuits. In the cycle preceding the first write cycle coming after the operating mode of the SRAM is switched from the read mode to the write mode, a third decoding path is formed to decode the write-address signal read from the address register. The first, second and third decoding paths are controlled by pass gates.Type: GrantFiled: August 30, 1996Date of Patent: February 10, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 5574695Abstract: A semiconductor memory has memory cells for data storage, connected to bit line pair a memory cell selection decoder for selecting the memory cell in the plurality of memory cells corresponding to a bit line direction address, a bit line load circuit for supplying a voltage potential to the bit line pair, and an impedance control circuit for receiving the bit line direction address and changing an impedance of the bit line load circuit according to the bit line direction address. The semiconductor memory performs data write-in and data readout operations from/to the memory cell in the plurality of memory cells selected by the memory cell selection decoder through the bit line pair.Type: GrantFiled: March 2, 1995Date of Patent: November 12, 1996Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 5539698Abstract: The redundancy circuit device includes a main word line 1 for selecting a first memory area and a subsidiary word line 2, and a spare subsidiary word line 4 for selecting a second memory area (in which spare memory cells are arranged). In case a defective memory cell exists in the first memory cell area, the address is programmed by a redundancy program circuit 14 of a redundancy circuit 41 (provided for each section) of a section decoder 42. Further, when a row partial signal outputted from a row partial decoder 13 hits a defective memory cell, the spare subsidiary word line 4 is selected through the redundancy program circuit 14 to select the spare memory cell, without selecting the subsidiary word line 2.Type: GrantFiled: January 26, 1995Date of Patent: July 23, 1996Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 5309401Abstract: A static memory device comprises a memory cell array having of a plurality of sections, each including a plurality of memory cells. A selection signal for selecting one section is generated in accordance with a data writing or reading operation. First and second potentials of high level are generated, and one of the potentials are selectively supplied to pairs of bit lines in one of the plurality of sections. In a data writing operation, the pairs of bit lines are precharged to the first potential, e.g., the supply voltage V.sub.cc, and in a data reading operation, the pair of bit lines is precharged to the second potential, e.g., V.sub.cc -2V.sub.f, where V.sub.f is a forward voltage of a diode.Type: GrantFiled: November 19, 1992Date of Patent: May 3, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Azuma Suzuki, Masataka Matsui
-
Patent number: 4962487Abstract: A static random access memory device is comprised of a write mode detector for detecting a signal state transition of a write enable signal changing to an active state, an input data transition detector for detecting a transition of the input data supplied from exterior, during a continuation of the active state of the write enable signal, an address signal transition detector for detecting a transition of an externally applied address signal during an active state of the write enable signal, a power down timer for generating a pulse signal with a predetermined pulse width in response to any of the detecting signals outputted from the write mode detector, input data transition detector, and address signal transition detector, a gate circuit for permitting the output data from a row decoder to be transferred to memory cells during a period that the power down timer generates a pulse signal, and for inhibiting that data transfer during a period that the power down timer rests, and a write circuit control circuiType: GrantFiled: February 21, 1990Date of Patent: October 9, 1990Assignee: Kabushiki Kaisha ToshibaInventor: Azuma Suzuki
-
Patent number: 4937792Abstract: A static random access memory device is comprised of a write mode detector for detecting a signal state transition of a write enable signal changing to an active state, an input data transition detector for detecting a transition of the input data supplied from exterior, during a contamination of the active state of the write enable signal, a power down timer for generating a pulse signal with a predetermined pulse width in response to either of the detecting signals outputted from the write mode detector and input data transition detector, a gate circuit for permitting the output data from a row decoder to be transferred to memory cells during a period that the power down timer generates a pulse signal, and for inhibiting that data transfer during a period that the power down timer rests, and a write circuit control circuit allowing a write circuit to supply write data to the bit line pair during a period that the power down timer generates a pulse signal, and prohibiting that write data transfer during a peType: GrantFiled: March 22, 1989Date of Patent: June 26, 1990Assignee: Kabushiki Kaisha ToshibaInventors: Azuma Suzuki, Masataka Matsui
-
Patent number: 4879686Abstract: A semiconductor memory device comprising a memory cell-selecting section, an input supply control section, and a bit-line potential control section. The memory cell-selecting section includes a row decoder and a first gate circuit coupled to the output thereof. The memory cell-selecting section drives all the memory cells making up the memory device, when it is set in the mode for clearing the memory device, and the input data supply control section disconnects a pair of bit lines from a write circuit when the control section is set in this same mode. When the bit-line potential control section is set in the memory-clearing mode, it sets the potential of one of the bit lines at a high level, and the potential of the other bit line at a low potential.Type: GrantFiled: March 3, 1988Date of Patent: November 7, 1989Assignee: Kabushiki Kaisha ToshibaInventors: Azuma Suzuki, Takayuki Ootani, Mitsuo Isobe