Patents by Inventor Bailey R. Jones
Bailey R. Jones has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7741702Abstract: A semiconductor structure is provided which eliminates the contact resistance traditionally associated with a junction between one or more contacts and a buried conductive structure formed in the semiconductor structure. The semiconductor structure includes a first insulating layer formed on a semiconductor layer and a conductive structure formed on at least a portion of the first insulating layer. A second insulating layer is formed on at least a portion of the conductive structure. At least one contact is formed through the second insulating layer and electrically connected to the conductive structure. The contact and the conductive structure are formed as a substantially homogeneous structure in a same processing step.Type: GrantFiled: October 30, 2007Date of Patent: June 22, 2010Assignee: Agere Systems Inc.Inventors: Bailey R. Jones, Sean Lian, Simon John Molloy
-
Patent number: 7494888Abstract: The present invention provides a process for manufacturing a semiconductor device that can be incorporated into an integrated circuit. The method includes, forming a first doped layer of isotopically enriched silicon over a foundational substrate, forming a second layer of an isotopically enriched semiconductor material silicon over the first doped layer, and constructing active devices on the second layer. The device includes a first doped layer of an isotopically enriched semiconductor material and a second layer of an isotopically enriched semiconductor material located over the first doped layer, and active devices located on the second layer.Type: GrantFiled: June 23, 2004Date of Patent: February 24, 2009Assignee: Agere Systems Inc.Inventors: Peter L. Gammel, Bailey R. Jones, Isik Kizilyalli, Hugo F. Safar
-
Patent number: 7339274Abstract: Phenomena such as electromigration and stress-induced migration occurring in metal interconnects of devices such as integrated circuits are inhibited by use of underlying non-planarities. Thus the material underlying the interconnect is formed to have non-planarities typically of at least 0.02 ?m in height and advantageously within 100 ?m of another such non-planarity. Such non-planarities, it is contemplated, reduce grain boundary movement in the overlying interconnect with a concomitant reduction in void aggregation.Type: GrantFiled: August 17, 2004Date of Patent: March 4, 2008Assignee: Agere Systems Inc.Inventors: John C. Desko, Jr., Bailey R. Jones, Sean Lian, Simon John Molloy, Vivian Ryan
-
Patent number: 7329605Abstract: A method of forming a buried conductive structure in a semiconductor device includes the steps of forming a first insulating layer on a semiconductor layer; forming a sacrificial structure on at least a portion of the first insulating layer; forming a second insulating layer on at least a portion of the sacrificial structure; forming at least one opening through the second insulating layer to at least partially expose the sacrificial structure; substantially removing the sacrificial structure, leaving a cavity; and substantially filling the cavity and the at least one opening with a conductive material. The sacrificial structure may be substantially removed by etching the sacrificial structure using an isotropic etchant.Type: GrantFiled: March 31, 2005Date of Patent: February 12, 2008Assignee: Agere Systems Inc.Inventors: Bailey R. Jones, Sean Lian, Simon John Molloy
-
Patent number: 7126193Abstract: An MOS device is formed including a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate. The contact further includes at least one insulating layer formed directly on the silicide layer.Type: GrantFiled: September 29, 2003Date of Patent: October 24, 2006Assignee: Ciclon Semiconductor Device Corp.Inventors: Frank A. Baiocchi, Bailey R. Jones, Muhammed Ayman Shibib, Shuming Xu
-
Patent number: 7041561Abstract: A technique for forming a semiconductor structure in a semiconductor wafer includes the steps of forming an epitaxial layer on a least a portion of a semiconductor substrate of a first conductivity type and forming at least one trench in an upper surface of the semiconductor wafer and partially into the epitaxial layer. The method further includes the step of forming at least one diffusion region between a bottom wall of the trench and the substrate, the diffusion region providing an electrical path between the bottom wall of the trench and the substrate. One or more sidewalls of the trench are doped with a first impurity of a known concentration level so as to form an electrical path between an upper surface of the epitaxial layer and the at least one diffusion region. The trench is then filled with a filler material.Type: GrantFiled: March 31, 2004Date of Patent: May 9, 2006Assignee: Agere Systems Inc.Inventors: Frank A. Baiocchi, Bailey R. Jones, Muhammed Ayman Shibib, Shuming Xu
-
Patent number: 6987052Abstract: A method of forming a semiconductor structure in a semiconductor wafer includes the steps of forming an epitaxial layer on at least a portion of a semiconductor substrate of a first conductivity type and forming at least one trench through the epitaxial layer to at least partially expose the substrate. The method further includes doping at least one or more sidewalls of the at least one trench with an impurity of a known concentration level. The at least one trench is then substantially filled with a filler material. In this manner, a low-resistance electrical path is formed between an upper surface of the epitaxial layer and the substrate.Type: GrantFiled: October 30, 2003Date of Patent: January 17, 2006Assignee: Agere Systems Inc.Inventors: Frank A. Baiocchi, John Charles Desko, Bailey R. Jones, Sean Lian
-
Patent number: 6790753Abstract: A Schottky diode is fabricated by a sequence of fabrication by a sequence of fabrication steps. An active region of a semiconductor substrate is defined in which a Schottky diode is fabricated. At least first and second layers of insulating material are applied over the active area. A first layer of insulating material, having a first etching rate, is applied over the active area. A second layer of insulating material having a second, greater, etch rate is applied over the first layer of insulating material to a thickness that is about twice the thickness of the first layer of insulating material. The insulating material is patterned and a window is etched through the layers of insulating material to the semiconductor substrate. Metal is applied and unwanted metal is etched away leaving metal in the window forming a Schottky contact therein. One or more barrier layers may be employed.Type: GrantFiled: October 29, 2003Date of Patent: September 14, 2004Assignee: Agere Systems IncInventors: John Charles Desko, Michael J Evans, Chung-Ming Hsieh, Tzu-Yen Hsieh, Bailey R Jones, Thomas J. Krutsick, John Michael Siket, Jr., Brian Eric Thompson, Steven W. Wallace
-
Publication number: 20040089908Abstract: A Schottky diode is fabricated by a sequence of fabrication by a sequence of fabrication steps. An active region of a semiconductor substrate is defined in which a Schottky diode is fabricated. At least first and second layers of insulating material are applied over the active area. A first layer of insulating material, having a first etching rate, is applied over the active area. A second layer of insulating material having a second, greater, etch rate is applied over the first layer of insulating material to a thickness that is about twice the thickness of the first layer of insulating material. The insulating material is patterned and a window is etched through the layers of insulating material to the semiconductor substrate. Metal is applied and unwanted metal is etched away leaving metal in the window forming a Schottky contact therein. One or more barrier layers may be employed.Type: ApplicationFiled: October 29, 2003Publication date: May 13, 2004Inventors: John Charles Desko, Michael J. Evans, Chung-Ming Hsieh, Tzu-Yen Hsieh, Bailey R. Jones, Thomas J. Krutsick, John Michael Siket, Brian Eric Thompson, Steven W. Wallace
-
Patent number: 6690037Abstract: A Schottky diode is fabricated by a sequence of fabrication by a sequence of fabrication steps. An active region of a semiconductor substrate is defined in which a Schottky diode is fabricated. At least first and second layers of insulating material are applied over the active area. A first layer of insulating material, having a first etching rate, is applied over the active area. A second layer of insulating material having a second, greater, etch rate is applied over the first layer of insulating material to a thickness that is about twice the thickness of the first layer of insulating material. The insulating material is patterned and a window is etched through the layers of insulating material to the semiconductor substrate. Metal is applied and unwanted metal is etched away leaving metal in the window forming a Schottky contact therein. One or more barrier layers may be employed.Type: GrantFiled: August 31, 2000Date of Patent: February 10, 2004Assignee: Agere Systems Inc.Inventors: John Charles Desko, Michael J Evans, Chung-Ming Hsieh, Tzu-Yen Hsieh, Bailey R Jones, Thomas J. Krutsick, John Michael Siket, Jr., Brian Eric Thompson, Steven W. Wallace