Patents by Inventor Barry A. Henry
Barry A. Henry has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7652840Abstract: An actuation efficiency for a head is determined based on a displacement of the head relative to a storage media responsive to excitation of a heater element. Damage to the head is detected based on the determined actuation efficiency. Related circuits and devices are also discussed.Type: GrantFiled: May 8, 2007Date of Patent: January 26, 2010Assignee: Seagate Technology LLCInventors: Barry Henry, Jim Fitzpatrick, Jesse Speckhard
-
Patent number: 7468856Abstract: Various embodiments are disclosed that control head fly height based on estimates of head fly height. The fly height clearance between the head and a data storage media is estimated. Heating of the head by a heater element is then regulated in response to the estimated fly height.Type: GrantFiled: April 30, 2007Date of Patent: December 23, 2008Assignee: Seagate Technology LLCInventors: Jim Fitzpatrick, Jihao Luo, Baoliang Zhang, Jesse Speckhard, Barry Henry
-
Publication number: 20070268614Abstract: An actuation efficiency for a head is determined based on a displacement of the head relative to a storage media responsive to excitation of a heater element. Damage to the head is detected based on the determined actuation efficiency. Related circuits and devices are also discussed.Type: ApplicationFiled: May 8, 2007Publication date: November 22, 2007Inventors: Barry Henry, Jim Fitzpatrick, Jesse Speckhard
-
Publication number: 20070268612Abstract: Various embodiments are disclosed that control head fly height based on estimates of head fly height. The fly height clearance between the head and a data storage media is estimated. Heating of the head by a heater element is then regulated in response to the estimated fly height.Type: ApplicationFiled: April 30, 2007Publication date: November 22, 2007Inventors: Jim Fitzpatrick, Jihao Luo, Baoliang Zhang, Jesse Speckhard, Barry Henry
-
Patent number: 5138611Abstract: A computer interconnect coupler has channel transmitters and channel receivers and logic circuitry for the routing of messages from the channel receivers which are addressed to the channel transmitters. When a message is received by a channel receiver, the channel receiver stores the beginning portion of the message in a first-in-first-out buffer, and sends a route message request to central switch logic. If the destination transmitter or receiver is busy, the central logic places the message request on a destination queue and returns a signal to the requesting source transmitter to turn on a flow control signal which is transmitted back to the data processing device having originated the message. Any message addressed to this data processing device, however, is inserted into the flow control carrier with pauses both before and after the message, and provisions are also made to allow the data processing device to return an acknowledgment responsive to the incoming message.Type: GrantFiled: August 12, 1991Date of Patent: August 11, 1992Assignee: Digital Equipment CorporationInventors: Ronald C. Carn, Donald R. Metz, Steven P. Zagame, Robert C. Kirk, Allan R. Kent, Harold A. Read, Barry A. Henry, Charles E. Kaczor, Milton V. Mills
-
Patent number: 5084871Abstract: A computer interconnect coupler has channel transmitters and logic and channel receivers and logic circuitry for the routing of messages from the channel receivers which are addressed to the channel transmitters. When a message is received by a channel receiver, the channel receiver stores the beginning portion of the message in a first-in-first-out buffer, and sends a route message request to central switch logic. If the destination transmitter or receiver is busy, the central logic places the message request on a destination queue and returns a signal to the requesting source transmitter to turn on a flow control signal which is transmitted back to the data processing device having originated the message. Any message addressed to this data processing device, however, is inserted into the flow control carrier with pauses both before and after the message, and provisions are also made to allow the data processing device to return an ackowledgement responsive to the incoming message.Type: GrantFiled: October 3, 1989Date of Patent: January 28, 1992Assignee: Digital Equipment CorporationInventors: Ronald C. Carn, Donald R. Metz, Steven P. Zagame, Robert C. Kirk, Allan R. Kent, Harold A. Read, Barry A. Henry, Charles E. Kaczor, Milton V. Mills
-
Patent number: 4970726Abstract: The reliability of a complex electronic system such as a computer interconnect coupler is enhanced by providing diagnostic capabilities in the system so that internal faults will be quickly diagnosed and repaired. To facilitate the repair process and enhance the likelihood that a defective circuit board will be properly repaired before being re-installed, pertinent internal diagnostic information about the defective circuit is stored in a nonvolatile memory on the circuit board for the defective circuit, so that the information will be physically carried to the repair facility along with the defective circuit.Type: GrantFiled: October 3, 1989Date of Patent: November 13, 1990Assignee: Digital Equipment CorporationInventors: Ronald C. Carn, Donald R. Metz, Steven P. Zagama, Robert C. Kirk, Allan R. Kent, Harold A. Read, Barry A. Henry, Charles E. Kaczor, Milton V. Mills
-
Patent number: 4897833Abstract: A hierarchical arbitration system is especially useful in a computer interconnect coupler having a set of junctors which are assigned to channel transmitters and channel receivers for the routing of messages from the channel receivers to the channel transmitters. When a message is received by a channel receiver, the channel receiver stores the beginning portion of the message in a first-in-first-out buffer, and sends a route message request to central switch logic. If the destination transmitter or receiver is busy, the central logic places the message request on a destination queue and returns a signal to the requesting source transmitter to turn on a flow control signal which is transmitted back to the data processing device having originated the message.Type: GrantFiled: October 16, 1987Date of Patent: January 30, 1990Assignee: Digital Equipment CorporationInventors: Allan R. Kent, Ronald E. Goodstein, Barry A. Henry
-
Patent number: 4887076Abstract: A computer interconnect coupler has channel transmitters and channel receivers and logic circuitry for the routing of messages from the channel receivers which are addressed to the channel transmitters. When a message is received by a channel receiver, the channel receiver stores the beginning portion of the message in a first-in-first-out buffer, and sends a route message request to central switch logic. If the destination transmitter or receiver is busy, the central logic places the message request on a destination queue and returns a signal to the requesting source transmitter to turn on a flow control signal which is transmitted back to the data processing device having originated the message. Any message addressed to this data processing device, however, is inserted into the flow control carrier with pauses both before and after the message, and provisions are also made to allow the data processing data to return an acknowledgment responsive to the incoming message.Type: GrantFiled: October 16, 1987Date of Patent: December 12, 1989Assignee: Digital Equipment CorporationInventors: Allan R. Kent, Harold A. Read, Barry A. Henry, Charles E. Kaczor, Milton V. Mills, Ronald C. Carn, Donald R. Metz, Steven P. Zagame, Robert C. Kirk
-
Patent number: 4845722Abstract: A computer interconnect coupler has a set of junctors which are assigned to channel transmitters and channel receivers for the routing of messages from the channel receivers which are addressed to the channel transmitters. When a message is received by a channel receiver, the channel receiver stores the beginning portion of the message in a first-in-first-out buffer, and sends a route message request to central switch logic. If the destination transmitter or receiver is busy, the central logic places the message request on a destination queue and returns a signal to the requesting source transmitter to turn on a flow control signal which is transmitted back to the data processing device having originated the message. Any message addressed to this data processing device, however, is inserted into the flow control carrier with pauses both before and after the message, and provisions are also made to allow the data processing device to return an acknowledgment code responsive to the imcoming message.Type: GrantFiled: October 16, 1987Date of Patent: July 4, 1989Assignee: Digital Equipment CorporationInventors: Allan R. Kent, Robert E. Stewart, Harold A. Read, Barry A. Henry, Charles E. Kaczor, Milton V. Mills, Ronald C. Carn, Donald R. Metz