Patents by Inventor Bengt Anders Ulriksson
Bengt Anders Ulriksson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11996862Abstract: Systems and methods are disclosed for implementing a high performance decoder. In certain embodiments, an apparatus may comprise a decoder circuit configured to decode a codeword of bits, including: a check node processor configured to provide a plurality of check to variable (c2v) messages to a variable node processor in parallel, the plurality of c2v messages including log likelihood ratio (LLR) data related a parity sum of multiple bits of the codeword; the variable node processor configured to generate a decision vector based on the plurality of c2v messages; and a convergence checker circuit configured to determine whether the codeword has been decoded based on the decision vector and output decoded data when the codeword has been decoded.Type: GrantFiled: September 7, 2022Date of Patent: May 28, 2024Assignee: Seagate Technology LLCInventors: Bengt Anders Ulriksson, Ara Patapoutian
-
Patent number: 11929761Abstract: Systems and methods are disclosed for implementing a low latency decoder. In certain embodiments, an apparatus may comprise decoder configured decode a codeword of bits, including: a variable node processor configured to provide a plurality of variable-to-check (v2c) message vectors to the edge combiner in parallel, the plurality of v2c message vectors including estimates for a selected set of bits of the codeword; the edge combiner configured to generate a plurality of output message vectors for a plurality of check node vectors based on the plurality of v2c message vectors, and provide the plurality of output message vectors to the plurality of check node vectors simultaneously; a check node processor configured to update the plurality of check node vectors based on the plurality of output message vectors; and a convergence checker circuit configured to detect a valid code word based on bit value estimates from the variable node processor.Type: GrantFiled: October 7, 2022Date of Patent: March 12, 2024Assignee: Seagate Technology LLCInventor: Bengt Anders Ulriksson
-
Publication number: 20240080043Abstract: Systems and methods are disclosed for implementing a high performance decoder. In certain embodiments, an apparatus may comprise a decoder circuit configured to decode a codeword of bits, including: a check node processor configured to provide a plurality of check to variable (c2v) messages to a variable node processor in parallel, the plurality of c2v messages including log likelihood ratio (LLR) data related a parity sum of multiple bits of the codeword; the variable node processor configured to generate a decision vector based on the plurality of c2v messages; and a convergence checker circuit configured to determine whether the codeword has been decoded based on the decision vector and output decoded data when the codeword has been decoded.Type: ApplicationFiled: September 7, 2022Publication date: March 7, 2024Inventors: Bengt Anders Ulriksson, Ara Patapoutian
-
Patent number: 11720445Abstract: Read parameter estimation techniques are provided that obtain information from multiple read operations to customize read parameters for data recovery. One method comprises performing the following steps, in response to a decoding failure of a codeword of the memory: obtaining at least three read values of the codeword; calculating a signal counts metric value from the at least three reads; computing an optimal reference voltage offset from the signal counts metric and a correlation between optimal reference voltage offsets and a signal counts metric associated with the memory; determining a new center read reference voltage based on a current center reference voltage and the optimal reference voltage offset and performing at least one subsequent read of the codeword following the decoding failure utilizing the new center read reference voltage.Type: GrantFiled: March 14, 2022Date of Patent: August 8, 2023Assignee: Seagate Technology LLCInventors: Zheng Wang, Ara Patapoutian, Bengt Anders Ulriksson
-
Publication number: 20220197742Abstract: Read parameter estimation techniques are provided that obtain information from multiple read operations to customize read parameters for data recovery. One method comprises performing the following steps, in response to a decoding failure of a page of a memory or a codeword of the memory: obtaining at least three read values of the page or codeword; and processing the at least three read values to determine read parameters comprising: (i) a log likelihood ratio, and/or (ii) a center read reference voltage, wherein the determination is based on a signal count of a number of bits falling in particular regions of multiple regions of the memory and wherein the determined read parameters are used for a decoding of the page or codeword following the decoding failure and/or a subsequent read operation following a successful decoding of the page or codeword.Type: ApplicationFiled: March 14, 2022Publication date: June 23, 2022Inventors: Zheng Wang, Ara Patapoutian, Bengt Anders Ulriksson
-
Patent number: 11301323Abstract: Read parameter estimation techniques are provided that obtain information from multiple read operations to customize read parameters for data recovery. One method comprises performing the following steps, in response to a decoding failure of a page of a memory or a codeword of the memory: obtaining at least three read values of the page or codeword; and processing the at least three read values to determine read parameters comprising: (i) a log likelihood ratio, and/or (ii) a center read reference voltage, wherein the determination is based on a signal count of a number of bits falling in particular regions of multiple regions of the memory and wherein the determined read parameters are used for a decoding of the page or codeword following the decoding failure and/or a subsequent read operation following a successful decoding of the page or codeword.Type: GrantFiled: December 9, 2020Date of Patent: April 12, 2022Assignee: Seagate Technology LLCInventors: Zheng Wang, Ara Patapoutian, Bengt Anders Ulriksson
-
Patent number: 11233528Abstract: A low-density parity check (LDPC) decoder includes a variable node unit (VNU) comprising a plurality of variable nodes configured to perform sums. A first message mapper of the LDPC decoder receives first n1-bit indices from likelihood ratio (LLR) input and maps the first n1-bit indices to first numerical values that are input to the variable nodes of the VNU. A second message mapper of the LDPC decoder receives second n2-bit indices from a check node unit (CNU) and maps the second n2-bit indices to second numerical values that are input to the variable nodes of the VNU. The CNU includes a plurality of check nodes that perform parity check operations. The first and second numerical values having ranges that are larger than what can be represented in n1-bit and n2-bit binary, respectively.Type: GrantFiled: September 16, 2020Date of Patent: January 25, 2022Assignee: Seagate Technology LLCInventors: Ivana Djurdjevic, Ara Patapoutian, Deepak Sridhara, Bengt Anders Ulriksson, Jeffrey John Pream
-
Publication number: 20210089397Abstract: Read parameter estimation techniques are provided that obtain information from multiple read operations to customize read parameters for data recovery. One method comprises performing the following steps, in response to a decoding failure of a page of a memory or a codeword of the memory: obtaining at least three read values of the page or codeword; and processing the at least three read values to determine read parameters comprising: (i) a log likelihood ratio, and/or (ii) a center read reference voltage, wherein the determination is based on a signal count of a number of bits falling in particular regions of multiple regions of the memory and wherein the determined read parameters are used for a decoding of the page or codeword following the decoding failure and/or a subsequent read operation following a successful decoding of the page or codeword.Type: ApplicationFiled: December 9, 2020Publication date: March 25, 2021Inventors: Zheng Wang, Ara Patapoutian, Bengt Anders Ulriksson
-
Patent number: 10891189Abstract: Read parameter estimation techniques are provided that obtain information from multiple read operations to customize read parameters for data recovery. One method comprises performing the following steps, in response to a decoding failure of a page of a memory or a codeword of the memory: obtaining at least three read values of the page or codeword; and processing the at least three read values to determine read parameters comprising: (i) a log likelihood ratio, and/or (ii) a center read reference voltage, wherein the determination is based on a signal count of a number of bits falling in particular regions of multiple regions of the memory and wherein the determined read parameters are used for a decoding of the page or codeword following the decoding failure and/or a subsequent read operation following a successful decoding of the page or codeword.Type: GrantFiled: January 28, 2019Date of Patent: January 12, 2021Assignee: Seagate Technology LLCInventors: Zheng Wang, Ara Patapoutian, Bengt Anders Ulriksson
-
Publication number: 20200241959Abstract: Read parameter estimation techniques are provided that obtain information from multiple read operations to customize read parameters for data recovery. One method comprises performing the following steps, in response to a decoding failure of a page of a memory or a codeword of the memory: obtaining at least three read values of the page or codeword; and processing the at least three read values to determine read parameters comprising: (i) a log likelihood ratio, and/or (ii) a center read reference voltage, wherein the determination is based on a signal count of a number of bits falling in particular regions of multiple regions of the memory and wherein the determined read parameters are used for a decoding of the page or codeword following the decoding failure and/or a subsequent read operation following a successful decoding of the page or codeword.Type: ApplicationFiled: January 28, 2019Publication date: July 30, 2020Inventors: Zheng Wang, Ara Patapoutian, Bengt Anders Ulriksson
-
Patent number: 8547743Abstract: A read error is determined that affects a page of solid-state, non-volatile memory. The page is associated with a selected word line that crosses a plurality of NAND strings coupled to respective grounds and bit lines. Word lines of the memory are ordered from a lower end proximate the ground to a higher end proximate the bit lines. Cumulative background charges each associated with one of the memory cells of the page are determined. The cumulative background charges are based on charge levels of respective cells of a plural subset of the word lines that are lower in order than the selected word line. A recovery operation is performed on the page using the cumulative background charges.Type: GrantFiled: June 28, 2011Date of Patent: October 1, 2013Assignee: Seagate Technology LLCInventors: Bengt Anders Ulriksson, Ara Patapoutian
-
Publication number: 20130003459Abstract: A read error is determined that affects a page of solid-state, non-volatile memory. The page is associated with a selected word line that crosses a plurality of NAND strings coupled to respective grounds and bit lines. Word lines of the memory are ordered from a lower end proximate the ground to a higher end proximate the bit lines. Cumulative background charges each associated with one of the memory cells of the page are determined. The cumulative background charges are based on charge levels of respective cells of a plural subset of the word lines that are lower in order than the selected word line. A recovery operation is performed on the page using the cumulative background charges.Type: ApplicationFiled: June 28, 2011Publication date: January 3, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Bengt Anders Ulriksson, Ara Patapoutian