Patents by Inventor Bernard J. New
Bernard J. New has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7853634Abstract: An Integrated Circuit (IC) having a single-instruction-multiple-data (SIMD) is disclosed. The SIMD circuit includes: a plurality of multiplexers controlled by a first opcode; and an arithmetic logic unit (ALU) coupled to the plurality of multiplexers and controlled by a second opcode; and wherein the ALU has a plurality of adders, where the plurality of adders are controlled by some bits of the second opcode, and where a first adder of the plurality of adders adds a plurality of input bits to produce first summation bits and a first carry bit; the first adder operating concurrently with the other adders of the plurality of adders.Type: GrantFiled: May 12, 2006Date of Patent: December 14, 2010Assignee: Xilinx, Inc.Inventors: James M. Simkins, Jennifer Wong, Bernard J. New, Alvin Y. Ching, John M. Thendean, Anna Wing Wah Wong, Vasisht Mantra Vadi
-
Patent number: 7849119Abstract: An integrated circuit for pattern detection including: an arithmetic logic unit coupled to a comparison circuit, where the arithmetic logic unit is programmed by an opcode; a selected pattern of a plurality of patterns selected by a first multiplexer, where the first multiplexer is coupled to the comparison circuit; and a register coupled to the comparison circuit for storing at least a partial comparison between an output of the arithmetic logic unit and the selected pattern.Type: GrantFiled: May 12, 2006Date of Patent: December 7, 2010Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Jennifer Wong, Bernard J. New, Alvin Y. Ching, John M. Thendean, Anna Wing Wah Wong, James M. Simkins
-
Patent number: 7844653Abstract: A digital signal processing circuit having a pre-adder circuit includes; a first register block and a pre-adder circuit coupled to a multiplier circuit and to a set of multiplexers, where the set of multiplexers are controlled by an opcode, and where the pre-adder circuit has a first adder circuit; and an arithmetic logic unit (ALU) having a second adder circuit and coupled to the set of multiplexers.Type: GrantFiled: May 12, 2006Date of Patent: November 30, 2010Assignee: Xilinx, Inc.Inventors: James M. Simkins, John M. Thendean, Vasisht Mantra Vadi, Bernard J. New, Jennifer Wong, Anna Wing Wah Wong, Alvin Y. Ching
-
Patent number: 7840627Abstract: An integrated circuit that includes a digital signal processing element (DSPE) having a first and a second register block coupled to a first arithmetic logic unit (ALU) circuit; a middle DSPE adjacent to the top DSPE having a third and a fourth register block coupled to a second ALU circuit, where the third register block is coupled to the first register block, and the fourth register block register block is coupled to the second register block; and a bottom DSPE adjacent to the middle DSPE having a fifth and a sixth register block coupled to a third ALU circuit, where the fifth register block is coupled to the third register block and the sixth register block register block is coupled to the fourth register block.Type: GrantFiled: May 12, 2006Date of Patent: November 23, 2010Assignee: Xilinx, Inc.Inventors: James M. Simkins, Jennifer Wong, Bernard J. New, Alvin Y. Ching, John M. Thendean, Anna Wing Wah Wong, Vasisht Mantra Vadi
-
Patent number: 7840630Abstract: An Arithmetic Logic Unit that includes first multiplexers coupled to a first adder, the first multiplexers controlled by a first opcode register; second multiplexers receiving input from the first adder and coupled to a second adder; and a second opcode register for controlling one or more of the second multiplexers, the first adder, or the second adder. A combination of the bits in the first and second opcode registers configures the ALU to perform one or more arithmetic operations or one or more logic operations or any combination thereof.Type: GrantFiled: May 12, 2006Date of Patent: November 23, 2010Assignee: XILINX, Inc.Inventors: Anna Wing Wah Wong, Jennifer Wong, Bernard J. New, Alvin Y. Ching, John M. Thendean, James M. Simkins, Vasisht Mantra Vadi, David P. Schultz
-
Patent number: 7830171Abstract: Method and apparatus for initializing an integrated circuit are described. A static memory includes an array of memory cells having control lines coupled to a column select component and data lines coupled to a register component. The static memory is formed in one or more first process layers of the integrated circuit. A non-volatile memory includes an array of non-volatile memory cells disposed between column electrodes and row electrodes. The non-volatile memory is formed in one or more second process layers of the integrated circuit disposed above the one or more first process layers. An interface circuit is configured to couple the column select component to the column electrodes and the register component to the row electrodes.Type: GrantFiled: July 24, 2009Date of Patent: November 9, 2010Assignee: Xilinx, Inc.Inventor: Bernard J. New
-
Patent number: 7788502Abstract: A method and system are disclosed. The system includes a trusted loader. The method includes downloading an IP core from a vendor to a target device. The IP core is received in an encrypted form at the target device, which can be, for example, a programmable logic device.Type: GrantFiled: March 10, 2005Date of Patent: August 31, 2010Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Prasanna Sundararajan, Bernard J. New
-
Patent number: 7619441Abstract: An apparatus for interconnecting stacked dice on a programmable integrated circuit is described. In one example, an integrated circuit die comprises a programmable integrated circuit that includes first and second interface tiles. The first interface tile is in electrical communication with a first array of pins on the integrated circuit die, and the second interface tile is in electrical communication with a second array of pins on the integrated circuit die. At least one dedicated routing resource is formed on the integrated circuit die between the first interface tile and the second interface tile. The at least one dedicated routing resource is configured to couple at least one pin of the first array of pins to at least one pin of the second array of pins.Type: GrantFiled: March 3, 2008Date of Patent: November 17, 2009Assignee: XILINX, Inc.Inventors: Arifur Rahman, Bernard J. New
-
Patent number: 7567997Abstract: In one embodiment an IC is disclosed which includes a plurality of cascaded digital signal processing slices, wherein each slice has a multiplier coupled to an adder via a multiplexer and each slice has a direct connection to an adjoining slice; and means for configuring the plurality of digital signal processing slices to perform one or more mathematical operations, via, for example, opmodes. This IC allows for the implementation of some basic math functions, such as add, subtract, multiply and divide. Many other applications may be implemented using the one or more DSP slices, for example, accumulate, multiply accumulate (MACC), a wide multiplexer, barrel shifter, counter, and folded, decimating, and interpolating FIRs to name a few.Type: GrantFiled: December 21, 2004Date of Patent: July 28, 2009Assignee: XILINX, Inc.Inventors: James M. Simkins, Steven P. Young, Jennifer Wong, Bernard J. New, Alvin Y. Ching
-
Publication number: 20090160482Abstract: Formation of a hybrid integrated circuit device (400) is described. A design for the integrated circuit (100) is obtained and separated into at least two portions responsive to component sizes. A first die (200) is formed for a first portion of the hybrid integrated circuit device (400) using at least in part a first minimum dimension lithography. A second die (300) is formed for a second portion of the device using at least in part a second minimum dimension lithography, where the second die (300) has the second minimum dimension lithography as a smallest lithography used for the forming of the second die (300). The first die (200) and the second die (300) are attached to one another via coupling interconnects respectively thereof to provide the hybrid integrated circuit device (400).Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Applicant: Xilinx, Inc.Inventors: James Karp, Steven P. Young, Bernard J. New, Scott S. Nance, Patrick J. Crotty
-
Patent number: 7546408Abstract: Method and apparatus for communication within a programmable logic device using serial transceivers is described. In an example, an integrated circuit includes a first module and a second module. The first module and the second module each include a transceiver coupled to a serial/parallel interface, with each transceiver configured with at least one signal conductor for serial communication between the first module and the second module. The first module and the second module are configured to communicate with one another asynchronously. Each transceiver is configured to communicate with its respective serial/parallel interface in a synchronous time domain.Type: GrantFiled: April 18, 2006Date of Patent: June 9, 2009Assignee: XILINX, Inc.Inventors: Adam P. Donlin, Bernard J. New
-
Patent number: 7518398Abstract: An integrated circuit with a through-die via (TDV) interface for die stacking is described. One aspect of the invention relates to an integrated circuit die having an array of tiles arranged in columns. The integrated circuit die includes at least one interface tile. Each interface tile includes a logic element, contacts, and through die vias (TDVs). The logic element is coupled to a routing fabric of the integrated circuit die. The contacts are configured to be coupled to conductive interconnect of another integrated circuit die attached to the backside of the integrated circuit die. The TDVs are configured to couple the logic element to the contacts.Type: GrantFiled: October 4, 2007Date of Patent: April 14, 2009Assignee: Xilinx, Inc.Inventors: Arifur Rahman, Stephen M. Trimberger, Bernard J. New
-
Patent number: 7509610Abstract: Timing analysis of integrated circuits fabricated in different Fabs is described. A first speed file and a second speed file for a type of integrated circuit respectively fabricated in a first Fab and a second Fab are generated, the first speed file and the second speed file having corresponding types of delays. At least a portion of the corresponding types of delays have different delay values. A circuit design using the first speed file is compiled. The circuit design is for instantiation in programmable logic of the type of integrated circuit. The method further includes checking whether the circuit design as compiled using the first speed file passes timing constraints of the circuit design using the first speed file and checking whether the circuit design as compiled using the first speed file passes the timing constraints of the circuit design using the second speed file.Type: GrantFiled: August 11, 2006Date of Patent: March 24, 2009Assignee: XILINX, Inc.Inventor: Bernard J. New
-
Patent number: 7480690Abstract: Described are arithmetic circuits divided logically into a product generator and an adder. Multiplexing circuitry logically disposed between the product generator and the adder supports conventional functionality by providing partial products from the product generator to addend terminals of the adder. The multiplexing circuitry can also be controlled to direct a number of external added inputs to the adder. The additional addend inputs can include inputs and outputs cascaded from other arithmetic circuits.Type: GrantFiled: December 21, 2004Date of Patent: January 20, 2009Assignee: XILINX, Inc.Inventors: James M. Simkins, Steven P. Young, Jennifer Wong, Bernard J. New, Alvin Y. Ching
-
Patent number: 7472155Abstract: Described is a programmable logic device (PLD) with columns of DSP slices that can be cascaded to create DSP circuits of varying size and complexity. Each DSP slice includes a plurality of operand input ports and a slice output port, all of which are programmably connected to general routing and logic resources. The operand ports receive operands for processing, and a slice output port conveys processed results. Each slice additionally includes a feedback port connected to the respective slice output port, to support accumulate functions in this embodiment, and a cascade input port connected to the output port of an upstream slice to support cascading.Type: GrantFiled: December 21, 2004Date of Patent: December 30, 2008Assignee: Xilinx, Inc.Inventors: James M. Simkins, Steven P. Young, Jennifer Wong, Bernard J. New, Alvin Y. Ching
-
Patent number: 7467175Abstract: Described is a programmable logic device (PLD) with columns of DSP slices that can be combined to create DSP circuits of varying size and complexity. DSP slices in accordance with some embodiments includes programmable operand input registers that can be configured to introduce different amounts of delay, from zero to two clock cycles, for example, to support pipelining. In one such embodiment, each DSP slice includes a partial-product generator having a multiplier port, a multiplicand port, and a product port. The multiplier and multiplicand ports connect to the operand input port via respective first and second operand input registers, each of which is capable of introducing from zero to two clock cycles of delay. In another embodiment, the output of at least one operand input register can connect to the input of an operand input register of a downstream DSP slice so that operands can be transferred among one or more slices.Type: GrantFiled: December 21, 2004Date of Patent: December 16, 2008Assignee: XILINX, Inc.Inventors: James M. Simkins, Steven P. Young, Jennifer Wong, Bernard J. New, Alvin Y. Ching
-
Patent number: 7467177Abstract: Described are mathematical circuits that perform flexible rounding schemes. The circuits require few additional resources and can be adjusted dynamically to change the number of bits involved in the rounding. In one embodiment, a DSP circuit stores a rounding constant selected from the group of binary numbers 2(M?1) and 2(M?1)?1, calculates a correction factor, and sums the rounding constant, the correction factor, and a data item to obtain a rounded data item.Type: GrantFiled: December 21, 2004Date of Patent: December 16, 2008Assignee: Xilinx, Inc.Inventors: James M. Simkins, Steven P. Young, Jennifer Wong, Bernard J. New, Alvin Y. Ching
-
Patent number: 7301824Abstract: Method and apparatus for communication within an integrated circuit is described. In one example, an integrated circuit includes a first logic circuit, a second logic circuit, first first-in-first-out (FIFO) logic, second FIFO logic, and an interconnection network. Each of the first FIFO logic and the second FIFO logic is configured for asynchronous serial communication over the interconnection network. Each of the first FIFO logic and the second FIFO logic is further configured to respectively communicate with each of the first logic circuit and the second logic circuit in respective synchronous time domains.Type: GrantFiled: October 4, 2005Date of Patent: November 27, 2007Assignee: Xilinx, Inc.Inventor: Bernard J. New
-
Patent number: 7248073Abstract: A configurable logic element (CLE) for a field programmable gate array (FPGA) includes “expanders”, i.e., connectors that allow fast signal communication between logic blocks. Expanders allow the configurable interconnection of a plurality of logic blocks, or portions thereof, to form a single logical entity that can implement large user circuits such as PALs, lookup tables, multiplexers, tristate buffers, and memories. One embodiment includes a configurable logic block. In a first mode, the logic block provides two N-input LUTs having N shared inputs and two separate outputs. The outputs are then combined using an expander to generate an (N+1)-input function. In a second mode, the logic block provides two N-input LUTs having M unshared inputs. An optional third mode provides a plurality of product term output signals based on the values of the N input signals.Type: GrantFiled: October 24, 2006Date of Patent: July 24, 2007Assignee: Xilinx, Inc.Inventors: Bernard J. New, Ralph D. Wittig, Sundararajarao Mohan
-
Patent number: 7240320Abstract: A method of implementing a design on a programmable logic device (PLD) includes generating a database that identifies correspondence between resources and programming frames of the PLD. A first PLD design is compiled, wherein the first design uses a first set of resources in a first manner. Costs associated with using the first set of resources of the first design in the first manner are reduced. A second PLD design is then compiled, applying the reduced costs associated with using the first set of resources. A second set of resources required to compile the second design is identified, wherein the second set of resources is not used in the same manner as the first set of resources. A set of programming frames associated with the second set of resources is identified. Costs associated with using a third set of resources associated with the set of programming frames are increased.Type: GrantFiled: November 16, 2004Date of Patent: July 3, 2007Assignee: Xilinx, Inc.Inventors: Stephen M. Trimberger, Austin H. Lesea, Bernard J. New