Patents by Inventor Bharadwaj Amrutur
Bharadwaj Amrutur has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9297671Abstract: A device and method for area sensing and actuation comprises highly scalable sensing and actuation network that can control a high density of sensing and actuation elements over a physical area. The device comprises a matrix of CMOS sensing chips that each comprise a plurality of sensing electrodes arranged in a matrix of columns and rows along horizontal wires and vertical wires. The vertical wires carry an activation signal to activate a column of sensing electrodes, and the vertical wires carry sensing and actuation signals between the column of sensing electrodes and a processing chip. The signals may be amplified by CMOS sensing chips between the source and destination of the signals. In this way, signals may be received from and sent to a dense matrix of sensing electrodes spanning a large geographic area with little or no degradation.Type: GrantFiled: September 1, 2015Date of Patent: March 29, 2016Assignee: INDIAN INSTITUTE OF SCIENCEInventors: Bharadwaj Amrutur, Navakanta Bhat
-
Publication number: 20150369634Abstract: A device and method for area sensing and actuation comprises highly scalable sensing and actuation network that can control a high density of sensing and actuation elements over a physical area. The device comprises a matrix of CMOS sensing chips that each comprise a plurality of sensing electrodes arranged in a matrix of columns and rows along horizontal wires and vertical wires. The vertical wires carry an activation signal to activate a column of sensing electrodes, and the vertical wires carry sensing and actuation signals between the column of sensing electrodes and a processing chip. The signals may be amplified by CMOS sensing chips between the source and destination of the signals. In this way, signals may be received from and sent to a dense matrix of sensing electrodes spanning a large geographic area with little or no degradation.Type: ApplicationFiled: September 1, 2015Publication date: December 24, 2015Inventors: BHARADWAJ AMRUTUR, NAVAKANTA BHAT
-
Patent number: 9158408Abstract: A device and method for area sensing and actuation comprises highly scalable sensing and actuation network that can control a high density of sensing and actuation elements over a physical area. The device comprises a matrix of CMOS sensing chips that each comprise a plurality of sensing electrodes arranged in a matrix of columns and rows along horizontal wires and vertical wires. The vertical wires carry an activation signal to activate a column of sensing electrodes, and the vertical wires carry sensing and actuation signals between the column of sensing electrodes and a processing chip. The signals may be amplified by CMOS sensing chips between the source and destination of the signals. In this way, signals may be received from and sent to a dense matrix of sensing electrodes spanning a large geographic area with little or no degradation.Type: GrantFiled: August 26, 2010Date of Patent: October 13, 2015Assignee: Indian Institute of ScienceInventors: Bharadwaj Amrutur, Navakanta Bhat
-
Patent number: 9054585Abstract: Embodiments of the disclosure relate to a low drop diode equivalent circuit. Piezoelectric device based vibration energy harvesting requires a rectifier for conversion of input ac to usable dc form. Power loss due to diode drop in rectifier is a significant fraction of the already low levels of harvested power. The low-drop-diode equivalent can replace the rectifier diodes and minimize power loss. The diode equivalent mimics a diode using linear region operated MOSFET. The diode equivalent is powered directly from input signal and requires no additional power supply for its control. Power used by the control circuit is kept at a value which gives an overall output power improvement. The diode equivalent replaces the four diodes in a full wave bridge rectifier, which is the basic full-wave rectifier and is a part of the more advanced rectifiers like switch-only and bias-flip rectifiers.Type: GrantFiled: March 8, 2013Date of Patent: June 9, 2015Assignees: Department of Electronics and Information Technology, Indian Institute of ScienceInventors: Bharadwaj Amrutur, Laxmi Karthikeyan
-
Patent number: 8737547Abstract: An adaptive digital baseband receiver is described in which operating parameters of the receiver, such as bit-widths and operating frequencies, are determined that achieve a target bit-error-ratio (BER) as a function of received signal-to-noise ratio (SNR) and interference levels in a wireless channel and enable the receiver to consume a minimum amount of power. Over consumption of power may be avoided due to a functional relationship between optimal resolution and input signal conditions. In exemplary embodiments, the adaptive digital receiver is provided that adjusts bit-widths and operating frequency at power efficient levels while meeting a target BER. Simulations can be used to determine a relation between bit-width, operating frequency, and input signal conditions, for example.Type: GrantFiled: December 23, 2009Date of Patent: May 27, 2014Assignee: Indian Institute of ScienceInventors: Bharadwaj Amrutur, Satyam Dwivedi, Navakanta Bhat
-
Publication number: 20140126260Abstract: Embodiments of the disclosure relate to a low drop diode equivalent circuit. Piezoelectric device based vibration energy harvesting requires a rectifier for conversion of input ac to usable dc form. Power loss due to diode drop in rectifier is a significant fraction of the already low levels of harvested power. The low-drop-diode equivalent can replace the rectifier diodes and minimise power loss. The diode equivalent mimics a diode using linear region operated MOSFET. The diode equivalent is powered directly from input signal and requires no additional power supply for its control. Power used by the control circuit is kept at a value which gives an overall output power improvement. The diode equivalent replaces the four diodes in a full wave bridge rectifier, which is the basic full-wave rectifier and is a part of the more advanced rectifiers like switch-only and bias-flip rectifiers.Type: ApplicationFiled: March 8, 2013Publication date: May 8, 2014Applicants: Indian Institute of Science, Department of Electronics and Information TechnologyInventors: Bharadwaj Amrutur, Laxmi Karthikeyan
-
Patent number: 8702931Abstract: Design of a disposable screen printed electrode (SPE) for sensing percentage glycated hemoglobin using electrochemistry is disclosed. SPE has four electrodes, one working electrode for the detection of glycated hemoglobin, one working electrode for the detection of hemoglobin and the other two electrodes are counter and reference electrodes that are common for both detection schemes. It also has a cellulose acetate membrane with lysis agents and surfactant embedded in it. Lysis agents lyse erythrocytes and release hemoglobin. Surfactants modify hemoglobin structure and enhance the rate the electron transfer and thereby the output signal during the electrochemical analysis. The SPE is low cost and user friendly. The only input from the user is a drop of blood.Type: GrantFiled: April 18, 2012Date of Patent: April 22, 2014Assignee: Indian Institute of ScienceInventors: Siva Rama Krishna Vanjari, Navakanta Bhat, Sampath Srinivasan, Bharadwaj Amrutur, Chakrapani Kalapu, Amit Kumar Mandal
-
Patent number: 8664994Abstract: Embodiments of the disclosure relate to an all-digital technique for generating an accurate delay irrespective of the inaccuracies of a controllable delay line. A sub-sampling technique based delay measurement unit capable of measuring delays accurately for the full period range is used as the feedback element to build accurate fractional period delays based on input digital control bits. The delay generation system periodically measures and corrects the error and maintains it at the minimum value without requiring any special calibration phase. A significant improvement in accuracy is obtained for a commercial programmable delay generator chip. The time-precision trade-off feature of the delay measurement unit is utilized to reduce the locking time. Loop dynamics are adjusted to stabilize the delay after the minimum error is achieved, thus avoiding additional jitter.Type: GrantFiled: March 8, 2013Date of Patent: March 4, 2014Assignees: Department of Electronics and Information Technology, Indian Institute of ScienceInventors: Bharadwaj Amrutur, Pratap Kumar Das
-
Patent number: 8443330Abstract: A technique for a delay measurement system to measure the skews in a clock distribution network is presented. It uses the principle of sub-sampling to measure and amplify small clock skews and determine an estimate of clock skew by further manipulation if these sampled measurements. The technique can be applied to measure clock skew on a computer chip, between bit-line of a communication bus, or between elements connected by an electronic or optical interconnect.Type: GrantFiled: July 29, 2009Date of Patent: May 14, 2013Assignee: Indian Institute of Science—BangaloreInventors: Bharadwaj Amrutur, Pratap Kumar Das
-
Patent number: 8442464Abstract: A low noise amplifier (LNA) system with controllable linearity and noise figure versus power consumption is provided. The system comprises two control inputs for tuning. One input controls an effective transistor width, and the other input controls bias current. Changes to the effective transistor width alter a gain that is applied to a signal, and changes to the bias current alter a power consumption of the system. For more stringent signal specifications, an impedance matched inductive degeneration variation of the LNA is provided.Type: GrantFiled: August 31, 2009Date of Patent: May 14, 2013Assignee: Indian Institute of Science BangaloreInventors: Bharadwaj Amrutur, Kannan Aryaperumal Sankaragomathi
-
Publication number: 20120261257Abstract: Design of a disposable screen printed electrode (SPE) for sensing percentage glycated hemoglobin using electrochemistry is disclosed. SPE has four electrodes, one working electrode for the detection of glycated hemoglobin, one working electrode for the detection of hemoglobin and the other two electrodes are counter and reference electrodes that are common for both detection schemes. It also has a cellulose acetate membrane with lysis agents and surfactant embedded in it. Lysis agents lyse erythrocytes and release hemoglobin. Surfactants modify hemoglobin structure and enhance the rate the electron transfer and thereby the output signal during the electrochemical analysis. The SPE is low cost and user friendly. The only input from the user is a drop of blood.Type: ApplicationFiled: April 18, 2012Publication date: October 18, 2012Applicant: INDIAN INSTITUTE OF SCIENCEInventors: Siva Rama Krishna Vanjari, Navakanta Bhat, Sampath Srinivasan, Bharadwaj Amrutur, Chakrapani Kalapu, Amit Kumar Mandal
-
Publication number: 20120264137Abstract: A porous membrane for lysis of a cell population enriched from a biological sample, and isolation of cellular components is provided. The porous membrane contains embedded lysing agents to perform lysing. The biological sample is brought into contact with the membrane. Lysis occurs through the action of the embedded lysing agents on the biological sample. The pores of the porous membrane are designed to have dimensions to allow only a desired type of cellular component(s) resulting from lysis to pass through the membrane, thereby achieving isolation of the desired cellular component(s). The action of lysing agents is combined with the filtration properties of porous membranes resulting in an easy-to-use and cost-effective technique.Type: ApplicationFiled: April 18, 2012Publication date: October 18, 2012Applicant: INDIAN INSTITUTE OF SCIENCEInventors: Siva Rama Krishna Vanjari, Navakanta Bhat, Sampath Srinivasan, Bharadwaj Amrutur, Sandeep Keshavan, Deepthi Indukuri
-
Patent number: 8224604Abstract: A system and method to measure a delay of an individual logic gate in an unmodified form on a chip using a digitally reconfigurable ring oscillator (RO) that is on the chip is provided. A system of linear equations is established for different configuration settings of the ring oscillator and solved to determine a delay of an individual gate.Type: GrantFiled: August 11, 2009Date of Patent: July 17, 2012Assignee: Indian Institute of ScienceInventors: Bharadwaj Amrutur, Bishnu Prasad Das
-
Publication number: 20120007586Abstract: A device and method for area sensing and actuation comprises highly scalable sensing and actuation network that can control a high density of sensing and actuation elements over a physical area. The device comprises a matrix of CMOS sensing chips that each comprise a plurality of sensing electrodes arranged in a matrix of columns and rows along horizontal wires and vertical wires. The vertical wires carry an activation signal to activate a column of sensing electrodes, and the vertical wires carry sensing and actuation signals between the column of sensing electrodes and a processing chip. The signals may be amplified by CMOS sensing chips between the source and destination of the signals. In this way, signals may be received from and sent to a dense matrix of sensing electrodes spanning a large geographic area with little or no degradation.Type: ApplicationFiled: August 26, 2010Publication date: January 12, 2012Applicant: INDIAN INSTITUTE OF SCIENCEInventors: Bharadwaj Amrutur, Navakanta Bhat
-
Patent number: 8063701Abstract: System and methods for reducing third harmonic distortion produced by nonlinear amplifiers are disclosed. A system may include an amplifier circuit with an amplifier transistor such that the amplifier is capable of exhibiting an amplifier output signal containing third harmonic distortion. Further, a system may include a nonlinear feedback circuit with a first feedback transistor operating in Triode mode that produces a feedback electronic signal containing a feedback third harmonic component. In addition, the nonlinear feedback circuit may be configured to the amplifier circuit in negative feedback such that the feedback third harmonic component of the feedback electronic signal reduces the third harmonic distortion of the amplifier output signal. A system may also provide an output signal that has less third harmonic distortion than the amplifier output signal.Type: GrantFiled: December 30, 2009Date of Patent: November 22, 2011Assignee: Indian Institute of ScienceInventors: Bharadwaj Amrutur, Madhusudan Srinivasan, K. Bhavani Pradeep
-
Patent number: 7973594Abstract: An example method for optimizing power consumption of digital circuits using dynamic voltage and threshold scaling (DVTS) is provided. A propagation delay of a signal through a portion of the circuit is determined and if the propagation delay does not meet a specified delay requirement, then a supply voltage and/or threshold voltage of the circuit is adjusted. Subsequently, a power consumption level of the circuit is determined and compared to previous power consumption levels. The supply and/or threshold voltage of the circuit can be readjusted to enable the circuit to meet specified power consumption requirements and the specified delay requirement, for example.Type: GrantFiled: August 31, 2009Date of Patent: July 5, 2011Assignee: Indian Institute of ScienceInventors: Bharadwaj Amrutur, Guruaj V. Naik
-
Publication number: 20110115559Abstract: System and methods for reducing third harmonic distortion produced by nonlinear amplifiers are disclosed. A system may include an amplifier circuit with an amplifier transistor such that the amplifier is capable of exhibiting an amplifier output signal containing third harmonic distortion. Further, a system may include a nonlinear feedback circuit with a first feedback transistor operating in Triode mode that produces a feedback electronic signal containing a feedback third harmonic component. In addition, the nonlinear feedback circuit may be configured to the amplifier circuit in negative feedback such that the feedback third harmonic component of the feedback electronic signal reduces the third harmonic distortion of the amplifier output signal. A system may also provide an output signal that has less third harmonic distortion than the amplifier output signal.Type: ApplicationFiled: December 30, 2009Publication date: May 19, 2011Applicant: INDIAN INSTITUTE OF SCIENCEInventors: Bharadwaj Amrutur, Madhusudan Srinivasan, Bhavani Pradeep K.
-
Publication number: 20110096875Abstract: An adaptive digital baseband receiver is described in which operating parameters of the receiver, such as bit-widths and operating frequencies, are determined that achieve a target bit-error-ratio (BER) as a function of received signal-to-noise ratio (SNR) and interference levels in a wireless channel and enable the receiver to consume a minimum amount of power. Over consumption of power may be avoided due to a functional relationship between optimal resolution and input signal conditions. In exemplary embodiments, the adaptive digital receiver is provided that adjusts bit-widths and operating frequency at power efficient levels while meeting a target BER. Simulations can be used to determine a relation between bit-width, operating frequency, and input signal conditions, for example.Type: ApplicationFiled: December 23, 2009Publication date: April 28, 2011Inventors: Bharadwaj Amrutur, Satyam Dwivedi, Navakanta Bhat
-
Publication number: 20110025391Abstract: A technique for a delay measurement system to measure the skews in a clock distribution network is presented. It uses the principle of sub-sampling to measure and amplify small clock skews and determine an estimate of clock skew by further manipulation if these sampled measurements. The technique can be applied to measure clock skew on a computer chip, between bit-line of a communication bus, or between elements connected by an electronic or optical interconnect.Type: ApplicationFiled: July 29, 2009Publication date: February 3, 2011Inventors: Bharadwaj Amrutur, Pratap Kumar Das
-
Publication number: 20100301948Abstract: A low noise amplifier (LNA) system with controllable linearity and noise figure versus power consumption is provided. The system comprises two control inputs for tuning. One input controls an effective transistor width, and the other input controls bias current. Changes to the effective transistor width alter a gain that is applied to a signal, and changes to the bias current alter a power consumption of the system. For more stringent signal specifications, an impedance matched inductive degeneration variation of the LNA is provided.Type: ApplicationFiled: August 31, 2009Publication date: December 2, 2010Inventors: Bharadwaj Amrutur, Kannan Aryaperumal Sankaragomathi