Patents by Inventor Blaine Stackhouse
Blaine Stackhouse has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8886979Abstract: Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.Type: GrantFiled: June 10, 2013Date of Patent: November 11, 2014Assignee: Intel CorporationInventors: Kevin Safford, Rohit Bhatia, Chris Bostak, Richard Blumberg, Blaine Stackhouse, Steve Undy
-
Publication number: 20130275787Abstract: Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.Type: ApplicationFiled: June 10, 2013Publication date: October 17, 2013Inventors: Kevin Safford, Rohit Bhatia, Chris Bostak, Richard Blumberg, Blaine Stackhouse, Steve Undy
-
Patent number: 8479029Abstract: Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.Type: GrantFiled: June 24, 2011Date of Patent: July 2, 2013Assignee: Intel CorporationInventors: Kevin Safford, Rohit Bhatia, Chris Bostak, Richard Blumberg, Blaine Stackhouse, Steve Undy
-
Publication number: 20110252255Abstract: Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.Type: ApplicationFiled: June 24, 2011Publication date: October 13, 2011Inventors: Kevin Safford, Rohit Bhatia, Chris Bostak, Richard Blumberg, Blaine Stackhouse, Steve Undy
-
Patent number: 7992017Abstract: Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.Type: GrantFiled: September 11, 2007Date of Patent: August 2, 2011Assignee: Intel CorporationInventors: Kevin Safford, Rohit Bhatia, Chris Bostak, Richard Blumberg, Blaine Stackhouse, Steve Undy
-
Publication number: 20090070607Abstract: Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.Type: ApplicationFiled: September 11, 2007Publication date: March 12, 2009Inventors: Kevin Safford, Rohit Bhatia, Chris Bostak, Richard Blumberg, Blaine Stackhouse, Steve Undy
-
Patent number: 7133319Abstract: The present invention employs a bias voltage having a selectable magnitude to bias a weak write pull-down transistor in a write driver of a static random access memory (SRAM) array. A programmable weak write test mode (PWWTM) bias generator includes an output signal that is a logic high in a default mode when a WWTM is not active. When the WWTM is active, the generator output signal is the bias voltage having the selectable magnitude. The default mode logic high is actively maintained when the generator output is connected to a load, such as the write driver of the SRAM array. A WWTM-enabled SRAM system includes the PWWTM bias generator. A method of driving a WWTM-equipped SRAM includes generating and applying the output signal to a gate of a weak write pull-down transistor of the SRAM array write driver in the default mode and the WWTM.Type: GrantFiled: June 20, 2003Date of Patent: November 7, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: John Wuu, Blaine Stackhouse, Donald R. Weiss
-
Publication number: 20040260986Abstract: The present invention employs a bias voltage having a selectable magnitude to bias a weak write pull-down transistor in a write driver of a static random access memory (SRAM) array. A programmable weak write test mode (PWWTM) bias generator includes an output signal that is a logic high in a default mode when a WWTM is not active. When the WWTM is active, the generator output signal is the bias voltage having the selectable magnitude. The default mode logic high is actively maintained when the generator output is connected to a load, such as the write driver of the SRAM array. A WWTM-enabled SRAM system includes the PWWTM bias generator. A method of driving a WWTM-equipped SRAM includes generating and applying the output signal to a gate of a weak write pull-down transistor of the SRAM array write driver in the default mode and the WWTM.Type: ApplicationFiled: June 20, 2003Publication date: December 23, 2004Inventors: John Wuu, Blaine Stackhouse, Donald R. Weiss
-
Publication number: 20040257882Abstract: The present invention uses metal programming to facilitate modifying a range and/or resolution of a bias voltage output signal generated by a programmable bias generator. A metal-programmable (MP) bias generator includes a MP transistor in the bias generator. The MP transistor includes either or both of a MP pull-up transistor and a MP pull-down transistor, each having a respective ON state resistance. A method of modifying the bias generator includes metal programming either or both of the MP pull-up transistor and the MP pull-down transistor, such that the respective ON state resistance of the corresponding metal-programmed transistor is combined with an effective ON state resistance of circuitry of the bias generator. The combined ON state resistances change one or both of the range and the resolution of a set of available magnitudes of the bias voltage output signal.Type: ApplicationFiled: June 20, 2003Publication date: December 23, 2004Inventors: Blaine Stackhouse, John Wuu, Donald R. Weiss
-
Patent number: 6728823Abstract: A source cache transfers data to an intermediate cache along a data connection. The intermediate cache is provided between the source cache and a target, and includes a memory array. The source cache may also transfer data to the target along the data connection while bypassing the memory array of the intermediate cache.Type: GrantFiled: February 18, 2000Date of Patent: April 27, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Shawn Kenneth Walker, Terry L Lyon, Blaine Stackhouse
-
Patent number: 6185148Abstract: Among other things, the present invention provides an improved decoder section with a noise resistant input. In one embodiment, the section includes a ratioed gate and a stack with at least one transistor. The ratioed gate has an input for receiving a first input signal, which may be noisy, from one or more input signals and an output that generates a true value, when the gate is activated, if the first input signal is true. The stack with at least one transistor is operably connected to the ratioed gate. It has at least one input for receiving the remaining one or more input signals apart from the first input signal. When these remaining input signals are true, the stack activates the ratioed gate. Otherwise, if any of the remaining signals are false, it inactivates the gate. Accordingly, the ratioed gate generates a true output when all of the one or more inputs are true.Type: GrantFiled: February 21, 2000Date of Patent: February 6, 2001Assignee: Hewlett-Packard CompanyInventor: Blaine Stackhouse
-
Patent number: 5740000Abstract: An ESD protection system for protecting a CMOS integrated circuit (IC) with multiple power supplies is provided. The ESD protection system uses on-chip diodes to route ESD current from a first IC pin to the main positive power supply, where it is partly absorbed by the parasitic capacitance between the positive supply and ground. A charge sharing diode is provided between the main power supply and the clean power supply networks so that more of the ESD current may be absorbed by the parasitic capacitance between the clean power supply networks and ground. A core shunt circuit, which turns on when an ESD event is sensed, is provided to directly shunt ESD current from the positive supply to ground. Another diode is used to route current from the ground network out a second IC pin.Type: GrantFiled: September 30, 1996Date of Patent: April 14, 1998Assignee: Hewlett-Packard Co.Inventors: Blaine Stackhouse, Gordon Motley