Patents by Inventor Bruce B. Pedersen
Bruce B. Pedersen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6066960Abstract: AND gates are used at the inputs to logic elements in a programmable logic device. This allows more efficient configuration of the logic elements for basic functions such as a multiplier, clearable counter and multiplexer. Inputs to the AND gates are enabled by LAB-wide control signals that are distributed to several logic elements within a logic array block. The control signals can also be generated from a RAM or ROM, or by decoding existing control signals.Type: GrantFiled: May 21, 1998Date of Patent: May 23, 2000Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 6045252Abstract: Partitioning of a circuit design to facilitate economical implementation of that circuit in a physical circuit that is made up of two or more physical subcircuits is improved by starting with two different, conventionally produced partitions of the design and combining selected features of those two starting partitions to produce a final partition that is better than either of the starting partitions.Type: GrantFiled: April 22, 1998Date of Patent: April 4, 2000Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 6043676Abstract: A programmable logic device (10) has a number of programmable logic elements (LES) (12) which are grouped together in a plurality of logic array blocks (LABs) (14). An LAB incorporates one or more wide-input AND gates (74) for selectively combining the outputs of any number of LEs and producing a signal that is a logical combination of any number of its LEs. In variations of the invention, input signals may be selectively coupled to an AND gate by means of an OR gate (78) and may be selectively inverted by means of an XOR gate (76). A digital information processing system (500) incorporating the invention is disclosed. Various circuit techniques are provided for efficient implementation of a fast and wide exclusive OR or exclusive NOR function. A logic array block is equipped with a dedicated exclusive OR circuit with programmable inputs connected to selected terms from various logic cells, or outputs of the various logic cells.Type: GrantFiled: March 28, 1997Date of Patent: March 28, 2000Assignee: Altera CorporationInventors: David W. Mendel, Brent A. Fairbanks, Bruce B. Pedersen
-
Patent number: 5999015Abstract: A programmable logic device has subregions of programmable logic grouped together in logic regions. The subregions in each region share several control signals, which can be selected either from relatively global conductors on the device or from data inputs to the region. The control signals allow synchronous or asynchronous clearing of a register in each subregion. The control signals also allow synchronous loading of the register in each subregion, and the data loaded can be either one of the data inputs to the subregion (so-called lonely register operation) or a signal produced by the logic of the subregion.Type: GrantFiled: July 29, 1997Date of Patent: December 7, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, David W. Mendel, Bruce B. Pedersen, Chiakang Sung, Bonnie I. Wang
-
Patent number: 5986470Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: November 14, 1997Date of Patent: November 16, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, Rina Raman, L. Todd Cope, Joseph Huang, Bruce B. Pedersen
-
Patent number: 5982195Abstract: A programmable logic device has regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of such regions. Horizontal interconnection conductors are associated with each row, and vertical interconnection conductors are associated with each column. Local conductors are interspersed between adjacent pairs of regions in each row for supplying signals to the regions on both sides of the local conductors. Subregions of programmable logic in each region generally have a local output and a global output. The global output is only usable to output to the relatively long-distance horizontal and vertical conductors. The local output is additionally usable as a local feedback and as a local connection to an adjacent region.Type: GrantFiled: June 11, 1997Date of Patent: November 9, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Fung Fung Lee, Cameron McClintock, David W. Mendel, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 5977793Abstract: A programmable logic device has a plurality of super-regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of super-regions. Horizontal and vertical inter-super-region interconnection conductors are associated with each row and column, respectively. Each super-region includes a plurality of regions of programmable logic, and each region includes a plurality of subregions of programmable logic. Inter-region interconnection conductors are associated with each super-region, principally for bringing signals into the super-region and interconnecting the regions in the super-region. Local conductors are associated with each region, principally for bringing signals into the region. At the super-region level the device may be horizontally and vertically isomorphic, which helps make it possible to produce devices with low aspect ratios of one or nearly one. Shared driver circuits may be provided (e.g.Type: GrantFiled: May 13, 1997Date of Patent: November 2, 1999Assignee: Altera CorporationInventors: Srinivas T. Reddy, Richard G. Cliff, Christopher F. Lane, Ketan H. Zaveri, Manuel M. Mejia, David Jefferson, Bruce B. Pedersen, Andy L. Lee
-
Patent number: 5963049Abstract: A programmable logic array integrated circuit device has a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of regions. The output signals of several regions share a group of drivers for applying region output signals to interconnection conductors that convey signals between regions. This conserves driver resources and increases signal routing flexibility. Various approaches can be used for configuring the interconnection conductors to also conserve interconnection conductor resources. Logic regions may be used to directly drive specific input/output cells, thereby simplifying signal routing to the I/O cells and also possibly simplifying the structure of the I/O cells (e.g., by allowing certain I/O cell functions to be performed in the associated logic region).Type: GrantFiled: February 28, 1997Date of Patent: October 5, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Christopher F. Lane, Fung Fung Lee, Cameron McClintock, David W. Mendel, Ninh D. Ngo, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 5936425Abstract: Each output signal of programmable logic circuitry is made programmably available to drive one or more of a plurality of tri-statable input/output pins of the circuitry. Each output signal is also made programmably available to provide the output enable signal for one or more of a multiplicity of those input/output pins. The above-mentioned plurality and multiplicity associated with each output signal may include the same or different input/output pins. Output signals may therefore be routed to the input/output pins with greater flexibility, and output enable signal options are also greatly increased.Type: GrantFiled: June 11, 1998Date of Patent: August 10, 1999Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5926036Abstract: A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.Type: GrantFiled: August 19, 1998Date of Patent: July 20, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, L. Todd Cope, Kerry Veenstra, Bruce B. Pedersen
-
Patent number: 5909126Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of such regions. Each row has a plurality of adjacent horizontal conductors, and each column has a plurality of adjacent vertical conductors. The regions in a row are interspersed with groups of local conductors which interconnect the adjacent regions and the associated horizontal and vertical conductors. The local conductors can also be used for intra-region communication, as well as communication between adjacent regions. Secondary signals such as clocks and clears for the regions can be drawn either from dedicated secondary signal conductors or normal region inputs. Memory cell requirements for region input signal selection are reduced by various techniques for sharing these memory cells.Type: GrantFiled: June 28, 1996Date of Patent: June 1, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Christopher F. Lane, Fung Fung Lee, Cameron McClintock, David W. Mendel, Ninh D. Ngo, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 5898318Abstract: A programmable logic device (10) has a number of programmable logic elements (LEs) (12) which are grouped together in a plurality of logic array blocks (LABs) (14). A global interconnect structure (20, 24) is provided for interconnecting a LAB with other LABs. Adjacent or nearby LEs are connectable to one another via cascade connectors (72) between LEs. The cascade is enhanced by providing a selector (90) that allows a cascade line from one LE to selectively be coupled to an input of an adjacent or nearby LE through a cascade logic gate (94).Type: GrantFiled: June 30, 1995Date of Patent: April 27, 1999Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5872463Abstract: The output signals of the logic regions in a programmable logic integrated circuit device are programmably connectable to output bus conductors. Each such output signal can be applied to any of several of these conductors, and each conductor can receive any of several output signals. Each output bus conductor is connectable to one or more output drivers (e.g., through a programmable connector it shares with another output bus conductor). The output drivers can drive more general interconnection resources of the device. This device architecture increases logic region output signal routing flexibility and/or allows the number of output drivers to be decreased (i.e., by making more efficient use of the output drivers that are provided).Type: GrantFiled: September 23, 1996Date of Patent: February 16, 1999Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5861760Abstract: A macrocell for a programmable logic device includes circuitry for allowing a neighboring macrocell to borrow various numbers of the product terms of the macrocell. The macrocell can continue to make full use of its product terms that are not thus borrowed. This includes logically combining and registering the unborrowed product terms. The macrocell may include circuitry for feeding back to the AND array of the programmable logic device a combinatorial or registered signal of the macrocell, and also outputting such a combinatorial or registered signal from the macrocell. When a combinatorial signal is fed back, the register of the macrocell can be used for another signal of the macrocell.Type: GrantFiled: December 13, 1996Date of Patent: January 19, 1999Assignee: Altera CorporationInventors: Bruce B. Pedersen, John C. Costello
-
Patent number: 5859542Abstract: A programmable logic device (10) has a number of programmable logic elements (LEs) (12) which are grouped together in a plurality of logic array blocks (LABS) (14). A global interconnect structure (20, 24) is provided for interconnecting a LAB with other LABs. Adjacent or nearby LEs are connectable to one another via cascade connectors (72) between LEs. The cascade is enhanced by providing a selector (90) that allows a cascade line from one LE to selectively be coupled to an input of an adjacent or nearby LE through a cascade logic gate (94).Type: GrantFiled: July 22, 1997Date of Patent: January 12, 1999Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5850152Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: April 7, 1997Date of Patent: December 15, 1998Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, David E. Jefferson, Rina Raman, L. Todd Cope, Christopher F. Lane, Joseph Huang, Francis B. Heile, Bruce B. Pedersen, David W. Mendel, Craig S. Lytle, Robert R. N. Bielby, Kerry Veenstra
-
Patent number: 5850151Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: April 7, 1997Date of Patent: December 15, 1998Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, David E. Jefferson, Rina Raman, L. Todd Cope, Christopher F. Lane, Joseph Huang, Francis B. Heile, Bruce B. Pedersen, David W. Mendel, Craig S. Lytle, Robert R. N. Bielby, Kerry Veenstra
-
Patent number: 5835998Abstract: A programmable logic array integrated circuit has a plurality of regions of programmable logic. Each region includes a plurality of logic modules, each of which is programmable to perform any of several logic functions on input signals applied to the module. Each module also includes a register for selectively registering a signal produced in or applied to the logic module. Signals for controlling the register and possibly other functions of the module are selected on a region-wide basis to reduce the amount of architecture control memory that each region must have. Each register may be operated as either a flip-flop or a flow-through latch. The modules may be interconnected in a carry chain. The main output of a first module in such a chain may be fed back to the carry in input of that module to avoid having to use another module to generate a carry in signal for the first module in the chain.Type: GrantFiled: October 9, 1996Date of Patent: November 10, 1998Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5815003Abstract: A programmable logic device (10) has a number of programmable logic elements (LEs) (12) which are grouped together in a plurality of logic array blocks (LABs) (14). An LE incorporates a plurality of partitioned look-up tables (40a, 40b) that may be selectively connected to its inputs and outputs by means of a number of multiplexers (44a-d, 46). Shared LAB-wide input lines (43a, 43b) provide a shared input line into a number of LEs in a LAB. A digital information processing system (500) incorporating the invention is disclosed. A wide-input AND gate (74) combining the outputs of a number of LEs is disclosed.Type: GrantFiled: June 30, 1995Date of Patent: September 29, 1998Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: RE35977Abstract: Look up tables for use in programmable logic devices are modified to facilitate use of those tables to provide adders (including subtracters) and various types of counters. Each look up table is effectively partitioned into smaller look up tables when an adder or counter is required. One portion of the partitioned table is used to provide a sum out signal, while the other portion of the partitioned table is used to provide a fast carry out signal for application to the next stage of the adder or counter. If desired, each logic module including such a look up table may further include logic circuitry for logically combining its normal output with the signal applied to its carry in input to facilitate the provision of wide fan in functions having more inputs than can be accepted by a single logic module.Type: GrantFiled: August 15, 1996Date of Patent: December 1, 1998Assignee: Altera CorporationInventors: Richard G. Cliff, L. Todd Cope, Kerry Veenstra, Bruce B. Pedersen