Patents by Inventor Bruce Greenwood
Bruce Greenwood has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961859Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: GrantFiled: April 24, 2023Date of Patent: April 16, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Kyle Thomas, David T. Price, Rusty Winzenread, Bruce Greenwood
-
Publication number: 20230261015Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: ApplicationFiled: April 24, 2023Publication date: August 17, 2023Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Kyle THOMAS, David T. PRICE, Rusty WINZENREAD, Bruce GREENWOOD
-
Patent number: 11670655Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: GrantFiled: August 9, 2019Date of Patent: June 6, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Kyle Thomas, David T. Price, Rusty Winzenread, Bruce Greenwood
-
Patent number: 11120941Abstract: Implementations of methods of forming capacitors may include depositing a first metal layer over a substrate, forming a photoresist layer over the first metal layer, patterning the photoresist layer, patterning the first metal layer using the pattern of the photoresist layer, depositing a dielectric layer over the first metal layer, and depositing a second metal layer over the dielectric layer to form a metal-insulator-metal capacitor.Type: GrantFiled: January 8, 2019Date of Patent: September 14, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Bruce Greenwood, Angel Rodriguez
-
Patent number: 10818516Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.Type: GrantFiled: March 14, 2019Date of Patent: October 27, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Moshe Agam, Johan Camiel Julia Janssens, Bruce Greenwood, Sallie Hose, Agajan Suwhanov
-
Publication number: 20190363124Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: ApplicationFiled: August 9, 2019Publication date: November 28, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Kyle THOMAS, David T. PRICE, Rusty WINZENREAD, Bruce GREENWOOD
-
Patent number: 10431614Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: GrantFiled: February 1, 2017Date of Patent: October 1, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Kyle Thomas, David T. Price, Rusty Winzenread, Bruce Greenwood
-
Publication number: 20190228908Abstract: Implementations of methods of forming capacitors may include depositing a first metal layer over a substrate, forming a photoresist layer over the first metal layer, patterning the photoresist layer, patterning the first metal layer using the pattern of the photoresist layer, depositing a dielectric layer over the first metal layer, and depositing a second metal layer over the dielectric layer to form a metal-insulator-metal capacitor.Type: ApplicationFiled: January 8, 2019Publication date: July 25, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Bruce GREENWOOD, Angel RODRIGUEZ
-
Publication number: 20190228984Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.Type: ApplicationFiled: March 14, 2019Publication date: July 25, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Moshe AGAM, Johan Camiel Julia JANSSENS, Bruce GREENWOOD, Sallie HOSE, Agajan SUWHANOV
-
Patent number: 10276556Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.Type: GrantFiled: June 11, 2018Date of Patent: April 30, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Moshe Agam, Johan Camiel Julia Janssens, Bruce Greenwood, Sallie Hose, Agajan Suwhanov
-
Publication number: 20180315747Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.Type: ApplicationFiled: June 11, 2018Publication date: November 1, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Moshe AGAM, Johan Camiel Julia JANSSENS, Bruce GREENWOOD, Sallie HOSE, Agajan SUWHANOV
-
Publication number: 20180219038Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: ApplicationFiled: February 1, 2017Publication date: August 2, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Kyle THOMAS, David T. PRICE, Rusty WINZENREAD, Bruce GREENWOOD
-
Patent number: 10026728Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.Type: GrantFiled: April 26, 2017Date of Patent: July 17, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Moshe Agam, Johan Camiel Julia Janssens, Bruce Greenwood, Sallie Hose, Agajan Suwhanov