Patents by Inventor Byoung-Gi Kim
Byoung-Gi Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240157464Abstract: A two-way welding gun includes a first welding tip or a second welding tip selected to be used depending on the shape of the flange of a vehicle body panel, which is an object for the spot welding, so that flanges of first vehicle body panels each including a shape matching the first welding tip are easily spot welded to each other using the first welding tip, and flanges of second vehicle body panels each including a shape different from the first welding tip but matching the second welding tip are easily spot welded to each other using the second welding tip.Type: ApplicationFiled: March 31, 2023Publication date: May 16, 2024Applicants: Hyundai Motor Company, Kia Corporation, OBARA KOREA CORPORATIONInventors: Yoon Gi HONG, Byoung Joo KIM, Chang Kun JEONG, Man Soo YUN
-
Patent number: 11670636Abstract: A semiconductor device includes a substrate having first and second regions, first fin groups spaced along a first direction on the first region, each of the first fin groups including adjacent first and second fins having longitudinal directions in a second direction intersecting the first direction, and third to fifth fins spaced along a third direction on the second region, the third to fifth fins having longitudinal directions in a fourth direction intersecting the third direction. The third through fifth fins are at a first pitch, the first and second fins are at a second pitch equal to or smaller than the first pitch, each of the first fin groups is at a first group pitch greater than three times the first pitch and smaller than four times the first pitch, and a width of the first and second fins is same as width of the third fin.Type: GrantFiled: January 18, 2022Date of Patent: June 6, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tae Yong Kwon, Byoung-Gi Kim, Ki Hwan Lee, Jung Han Lee
-
Publication number: 20220139912Abstract: A semiconductor device includes a substrate having first and second regions, first fin groups spaced along a first direction on the first region, each of the first fin groups including adjacent first and second fins having longitudinal directions in a second direction intersecting the first direction, and third to fifth fins spaced along a third direction on the second region, the third to fifth fins having longitudinal directions in a fourth direction intersecting the third direction. The third through fifth fins are at a first pitch, the first and second fins are at a second pitch equal to or smaller than the first pitch, each of the first fin groups is at a first group pitch greater than three times the first pitch and smaller than four times the first pitch, and a width of the first and second fins is same as width of the third fin.Type: ApplicationFiled: January 18, 2022Publication date: May 5, 2022Inventors: Tae Yong KWON, Byoung-Gi KIM, Ki Hwan LEE, Jung Han LEE
-
Patent number: 11282835Abstract: A semiconductor device includes a substrate having first and second regions, first fin groups spaced along a first direction on the first region, each of the first fin groups including adjacent first and second fins having longitudinal directions in a second direction intersecting the first direction, and third to fifth fins spaced along a third direction on the second region, the third to fifth fins having longitudinal directions in a fourth direction intersecting the third direction. The third through fifth fins are at a first pitch, the first and second fins are at a second pitch equal to or smaller than the first pitch, each of the first fin groups is at a first group pitch greater than three times the first pitch and smaller than four times the first pitch, and a width of the first and second fins is same as width of the third fin.Type: GrantFiled: January 7, 2020Date of Patent: March 22, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tae Yong Kwon, Byoung-Gi Kim, Ki Hwan Lee, Jung Han Lee
-
Patent number: 11211497Abstract: A semiconductor device includes first and second fin patterns on a substrate and extending apart from each other, a field insulating film on the substrate and surrounding parts of the first and second fin patterns, a first gate structure on the first fin pattern and intersecting the first fin pattern, a second gate structure on the second fin pattern and intersecting the second fin pattern, and a separating structure protruding from a top surface of the field insulating film and separating the first and second gate structures, the field insulating film and the separating structure including a same insulating material.Type: GrantFiled: April 14, 2020Date of Patent: December 28, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Gun You, Dong Hyun Kim, Byoung-Gi Kim, Yun Suk Nam, Yeong Min Jeon, Sung Chui Park, Dae Won Ha
-
Patent number: 11107686Abstract: A method for manufacturing a semiconductor device includes performing a first ion implantation process on a substrate to form a lower dopant region in the substrate, patterning the substrate having the lower dopant region to form active patterns, and performing a second ion implantation process on the active patterns to form an upper dopant region in an upper portion of each of the active patterns. The lower and upper dopant regions have a same conductivity type.Type: GrantFiled: December 19, 2019Date of Patent: August 31, 2021Inventors: Jung Han Lee, Byoung-gi Kim, Jong Pil Kim, Kihwan Lee
-
Patent number: 10937700Abstract: A semiconductor device includes a first semiconductor pattern doped with first impurities on a substrate, a first channel pattern on the first semiconductor pattern, second semiconductor patterns doped with second impurities contacting upper edge surfaces, respectively, of the first channel pattern, and a first gate structure surrounding at least a portion of a sidewall of the first channel pattern.Type: GrantFiled: May 1, 2017Date of Patent: March 2, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Mirco Cantoro, Yun-Il Lee, Hyung-Suk Lee, Yeon-Cheol Heo, Byoung-Gi Kim, Chang-Min Yoe, Seung-Chan Yun, Dong-Hun Lee
-
Publication number: 20200365587Abstract: A semiconductor device includes a substrate having first and second regions, first fin groups spaced along a first direction on the first region, each of the first fin groups including adjacent first and second fins having longitudinal directions in a second direction intersecting the first direction, and third to fifth fins spaced along a third direction on the second region, the third to fifth fins having longitudinal directions in a fourth direction intersecting the third direction. The third through fifth fins are at a first pitch, the first and second fins are at a second pitch equal to or smaller than the first pitch, each of the first fin groups is at a first group pitch greater than three times the first pitch and smaller than four times the first pitch, and a width of the first and second fins is same as width of the third fin.Type: ApplicationFiled: January 7, 2020Publication date: November 19, 2020Inventors: Tae Yong KWON, Byoung-Gi KIM, Ki Hwan LEE, Jung Han LEE
-
Publication number: 20200243684Abstract: A semiconductor device includes first and second fin patterns on a substrate and extending apart from each other, a field insulating film on the substrate and surrounding parts of the first and second fin patterns, a first gate structure on the first fin pattern and intersecting the first fin pattern, a second gate structure on the second fin pattern and intersecting the second fin pattern, and a separating structure protruding from a top surface of the field insulating film and separating the first and second gate structures, the field insulating film and the separating structure including a same insulating material.Type: ApplicationFiled: April 14, 2020Publication date: July 30, 2020Inventors: Jung Gun YOU, Dong Hyun KIM, Byoung-Gi KIM, Yun Suk NAM, Yeong Min JEON, Sung Chul PARK, Dae Won HA
-
Publication number: 20200126794Abstract: A method for manufacturing a semiconductor device includes performing a first ion implantation process on a substrate to form a lower dopant region in the substrate, patterning the substrate having the lower dopant region to form active patterns, and performing a second ion implantation process on the active patterns to form an upper dopant region in an upper portion of each of the active patterns. The lower and upper dopant regions have a same conductivity type.Type: ApplicationFiled: December 19, 2019Publication date: April 23, 2020Inventors: Jung Han Lee, Byoung-gi Kim, Jong Pil Kim, Kihwan Lee
-
Patent number: 10629742Abstract: A semiconductor device includes first and second fin patterns on a substrate and extending apart from each other, a field insulating film on the substrate and surrounding parts of the first and second fin patterns, a first gate structure on the first fin pattern and intersecting the first fin pattern, a second gate structure on the second fin pattern and intersecting the second fin pattern, and a separating structure protruding from a top surface of the field insulating film and separating the first and second gate structures, the field insulating film and the separating structure including a same insulating material.Type: GrantFiled: July 25, 2018Date of Patent: April 21, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Gun You, Dong Hyun Kim, Byoung-Gi Kim, Yun Suk Nam, Yeong Min Jeon, Sung Chul Park, Dae Won Ha
-
Patent number: 10553434Abstract: A method for manufacturing a semiconductor device includes performing a first ion implantation process on a substrate to form a lower dopant region in the substrate, patterning the substrate having the lower dopant region to form active patterns, and performing a second ion implantation process on the active patterns to form an upper dopant region in an upper portion of each of the active patterns. The lower and upper dopant regions have a same conductivity type.Type: GrantFiled: July 5, 2018Date of Patent: February 4, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Han Lee, Byoung-gi Kim, Jong Pil Kim, Kihwan Lee
-
Publication number: 20190206867Abstract: A semiconductor substrate includes a plurality of gate electrodes crossing active patterns on a substrate and extending in a second direction, the gate electrodes spaced apart in the second direction from each other, a gate separation pattern having a major axis in the first direction and between two of the gate electrodes, the two of the gate electrodes adjacent to each other in the second direction, and a plurality of gate spacers covering sidewalls of respective ones of the gate electrodes, the gate spacers crossing the gate separation pattern and extending in the second direction. The gate separation pattern includes a lower portion extending in the first direction, an intermediate portion protruding from the lower portion and having a first width, and an upper portion between two adjacent gate spacers and protruding from the intermediate portion, the upper portion having a second width less than the first width.Type: ApplicationFiled: July 9, 2018Publication date: July 4, 2019Applicant: Samsung Electronics Co., Ltd.Inventors: Jung Han LEE, Sungchul Park, Yunil Lee, Byoung-gi Kim, Yeongmin Jeon, Daewon Ha, Inchan Hwang, Jae Hyun Park, Woocheol Shin
-
Publication number: 20190198323Abstract: A method for manufacturing a semiconductor device includes performing a first ion implantation process on a substrate to form a lower dopant region in the substrate, patterning the substrate having the lower dopant region to form active patterns, and performing a second ion implantation process on the active patterns to form an upper dopant region in an upper portion of each of the active patterns. The lower and upper dopant regions have a same conductivity type.Type: ApplicationFiled: July 5, 2018Publication date: June 27, 2019Inventors: Jung Han Lee, Byoung-gi Kim, Jong Pil Kim, Kihwan Lee
-
Publication number: 20190189804Abstract: A semiconductor device includes first and second fin patterns on a substrate and extending apart from each other, a field insulating film on the substrate and surrounding parts of the first and second fin patterns, a first gate structure on the first fin pattern and intersecting the first fin pattern, a second gate structure on the second fin pattern and intersecting the second fin pattern, and a separating structure protruding from a top surface of the field insulating film and separating the first and second gate structures, the field insulating film and the separating structure including a same insulating material.Type: ApplicationFiled: July 25, 2018Publication date: June 20, 2019Inventors: Jung Gun YOU, Dong Hyun KIM, Byoung-Gi KIM, Yun Suk NAM, Yeong Min JEON, Sung Chul PARK, Dae Won HA
-
Patent number: 10276564Abstract: A semiconductor device includes a substrate having a first region and a second region; a first nanowire in the first region in a direction perpendicular to an upper surface of the substrate; a second nanowire in the second region in a direction perpendicular to the upper surface of the substrate and having a height less than that of the first nanowire; first source/drain regions at top portion and bottom portion of the first nanowire; second source/drain regions at top portion and bottom portion of the second nanowire; a first gate electrode surrounding the first nanowire between the first source/drain regions; and a second gate electrode surrounding the second nanowire between the second source/drain regions.Type: GrantFiled: April 17, 2017Date of Patent: April 30, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Mirco Cantoro, Yeon Cheol Heo, Byoung Gi Kim, Chang Min Yoe, Seung Chan Yun, Dong Hun Lee, Yun Il Lee, Hyung Suk Lee
-
Publication number: 20180151561Abstract: A semiconductor device includes a substrate having a first region and a second region; a first nanowire in the first region in a direction perpendicular to an upper surface of the substrate; a second nanowire in the second region in a direction perpendicular to the upper surface of the substrate and having a height less than that of the first nanowire; first source/drain regions at top portion and bottom portion of the first nanowire; second source/drain regions at top portion and bottom portion of the second nanowire; a first gate electrode surrounding the first nanowire between the first source/drain regions; and a second gate electrode surrounding the second nanowire between the second source/drain regions.Type: ApplicationFiled: April 17, 2017Publication date: May 31, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Mirco CANTORO, Yeon Cheol HEO, Byoung Gi KIM, Chang Min YOE, Seung Chan YUN, Dong Hun LEE, Yun Il LEE, Hyung Suk LEE
-
Publication number: 20180130713Abstract: A semiconductor device includes a first semiconductor pattern doped with first impurities on a substrate, a first channel pattern on the first semiconductor pattern, second semiconductor patterns doped with second impurities contacting upper edge surfaces, respectively, of the first channel pattern, and a first gate structure surrounding at least a portion of a sidewall of the first channel pattern.Type: ApplicationFiled: May 1, 2017Publication date: May 10, 2018Inventors: MIRCO CANTORO, YUN-IL LEE, HYUNG-SUK LEE, YEON-CHEOL HEO, BYOUNG-GI KIM, CHANG-MIN YOE, SEUNG-CHAN YUN, DONG-HUN LEE
-
Publication number: 20090268841Abstract: A power control system and method for communication system using space-time transmit diversity scheme. In the power control method, transmission power information of a plurality of antennas or a plurality of subcarriers is monitored. A new space-time code is generated by concatenating the monitored transmission power information and symbols to be transmitted. Symbols encoded using the generated space-time code are generated and the encoded symbols are transmitted. Accordingly, after determining the transmission power of each antenna, the transmission power information is monitored so that the transmission power information that does not experience the channel gain can be used at a next slot. Therefore, the performance degradation due to the round trip time can be reduced, thereby improving the system capacity and performance.Type: ApplicationFiled: August 30, 2007Publication date: October 29, 2009Inventors: Byoung-Gi Kim, Kun-Seok Kang, Do-Seob Ahn, Ho-Jin Lee
-
Publication number: 20080279142Abstract: Provided is a method for adaptive transmit power allocation in a multiuser OFDM system. The method includes: a) obtaining a channel gain for a predetermined bit period for each user at a predetermined time, and allocating all of available sub carriers to a user farthest separated among a plurality of users having a good channel gain; b) comparing a channel gain of the user allocated with the subcarrier at the step a) with an initial threshold value; c) allocating a transmit power uniformly to each of the sub carries allocated at the step a) using an Equal-power allocation algorithm if the channel gain is larger than the initial threshold value at the step b); and d) allocating a transmit power to each of the sub carriers allocated at the step a) using a water-filling power allocation algorithm if the channel gain is smaller than the initial threshold value at the step b).Type: ApplicationFiled: November 9, 2006Publication date: November 13, 2008Inventors: Byoung-Gi Kim, Kun-Seok Kang, Do-Seob Ahn, Ho-Jin Lee