Patents by Inventor Calogero Ribellino
Calogero Ribellino has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9785165Abstract: A significant reduction of the amplitude of the transient response is obtained by keeping a low dropout regulator circuit in a closed loop condition. This is achieved by manipulation of the reference voltage level when an open loop condition arises due to a falling input voltage. In this case, the reference voltage level is tracked with the input voltage level, keeping the output voltage regulated. As a consequence, the power pass element of the regulator is not forced into the linear region (in the case of a MOSFET) or deep saturation (in the case of a bipolar transistor).Type: GrantFiled: February 3, 2016Date of Patent: October 10, 2017Assignees: STMicroelectronics Design and Application S.R.O., STMicroelectronics S.r.l.Inventors: Sandor Petenyi, Calogero Ribellino
-
Patent number: 9754681Abstract: A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.Type: GrantFiled: March 1, 2017Date of Patent: September 5, 2017Assignee: STMicroelectronics S.r.l.Inventors: Ignazio Bruno Mirabella, Salvatore Pappalardo, Calogero Ribellino, Alessandro Nicolosi
-
Publication number: 20170220058Abstract: A significant reduction of the amplitude of the transient response is obtained by keeping a low dropout regulator circuit in a closed loop condition. This is achieved by manipulation of the reference voltage level when an open loop condition arises due to a falling input voltage. In this case, the reference voltage level is tracked with the input voltage level, keeping the output voltage regulated. As a consequence, the power pass element of the regulator is not forced into the linear region (in the case of a MOSFET) or deep saturation (in the case of a bipolar transistor).Type: ApplicationFiled: February 3, 2016Publication date: August 3, 2017Applicants: STMicroelectronics Design and Application S.R.O., STMicroelectronics S.r.l.Inventors: Sandor Petenyi, Calogero Ribellino
-
Publication number: 20170178744Abstract: A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.Type: ApplicationFiled: March 1, 2017Publication date: June 22, 2017Applicant: STMicroelectronics S.r.l.Inventors: Ignazio Bruno Mirabella, Salvatore Pappalardo, Calogero Ribellino, Alessandro Nicolosi
-
Patent number: 9646713Abstract: A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.Type: GrantFiled: April 27, 2016Date of Patent: May 9, 2017Assignee: STMicroelectronics S.r.l.Inventors: Ignazio Bruno Mirabella, Salvatore Pappalardo, Calogero Ribellino, Alessandro Nicolosi
-
Publication number: 20170011808Abstract: A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.Type: ApplicationFiled: April 27, 2016Publication date: January 12, 2017Applicant: STMicroelectronics S.r.l.Inventors: Ignazio Bruno Mirabella, Salvatore Pappalardo, Calogero Ribellino, Alessandro Nicolosi
-
Patent number: 7893662Abstract: A device, such as a pump capacitor or an energy storing inductor, is charged by coupling it to a voltage source. Thereafter, the device is connected in parallel to one of the capacitors or capacitance cells to be charged, and the charging of the device and successive connections of it in parallel to a selected capacitor of the series of capacitors for charging it are replicated for all the capacitors of the series. The sequence of different connections of the device to the charge voltage source and to the selected one of the capacitors of the series is actuated through a plurality of coordinately controlled switches that establish distinct current circulation paths, according to a switched-capacitor or switched inductor techniques driven by respective periodic control signals that may be generated from a master clock signal.Type: GrantFiled: July 7, 2008Date of Patent: February 22, 2011Assignee: STMicroelectronics S.R.L.Inventors: Calogero Ribellino, Giovanni Benenati
-
Patent number: 7868596Abstract: A method of controlling a DC-DC step-up converter including at least one power switch and an energy storage inductor may include comparing a converter output voltage to a first threshold and generating a first comparison flag based on the converter output voltage comparison. The method may also include comparing a voltage across the energy storage inductor to a second threshold and generating a second comparison flag based on the second energy storage inductor voltage comparison. The method may further include controlling the at least one power switch as a function of a logic state of the first comparison flag and the second comparison flag, and stepwise adjusting the second threshold as a function of the first comparison flag and the second comparison flag to limit a ripple on the converter output voltage.Type: GrantFiled: July 3, 2008Date of Patent: January 11, 2011Assignee: STMicroelectronics S.R.L.Inventors: Agatino Antonino Alessandro, Calogero Ribellino
-
Publication number: 20090015211Abstract: A device, such as a pump capacitor or an energy storing inductor, is charged by coupling it to a voltage source. Thereafter, the device is connected in parallel to one of the capacitors or capacitance cells to be charged, and the charging of the device and successive connections of it in parallel to a selected capacitor of the series of capacitors for charging it are replicated for all the capacitors of the series. The sequence of different connections of the device to the charge voltage source and to the selected one of the capacitors of the series is actuated through a plurality of coordinately controlled switches that establish distinct current circulation paths, according to a switched-capacitor or switched inductor techniques driven by respective periodic control signals that may be generated from a master clock signal.Type: ApplicationFiled: July 7, 2008Publication date: January 15, 2009Applicant: STMicroelectronics S.r.l.Inventors: Calogero Ribellino, Giovanni Benenati
-
Publication number: 20090015230Abstract: A method of controlling a DC-DC step-up converter including at least one power switch and an energy storage inductor may include comparing a converter output voltage to a first threshold and generating a first comparison flag based on the converter output voltage comparison. The method may also include comparing a voltage across the energy storage inductor to a second threshold and generating a second comparison flag based on the second energy storage inductor voltage comparison. The method may further include controlling the at least one power switch as a function of a logic state of the first comparison flag and the second comparison flag, and stepwise adjusting the second threshold as a function of the first comparison flag and the second comparison flag to limit a ripple on the converter output voltage.Type: ApplicationFiled: July 3, 2008Publication date: January 15, 2009Applicant: STMicroelectronics S.r.l.Inventors: Agatino Antonino Alessandro, Calogero Ribellino
-
Patent number: 6590414Abstract: A circuit architecture and a method for performing a trimming operation directly on an application board, or after the operation of packaging integrated electronic devices. The circuit architecture includes at least one non-volatile memory unit (3) having non-volatile memory elements (5) and a circuit (17, 19) for modifying the state of the memory elements (5), a first multifunctional input pin (8) whereon a sequence (25) of trimming data is received, a second multifunctional input pin (9) whereon a timing signal of the trimming operations is received, and an additional access pin (7) for switching the circuit architecture operation from a normal mode over to a trimming mode.Type: GrantFiled: November 28, 2001Date of Patent: July 8, 2003Assignee: STMicroelectronics S.r.l.Inventors: Tiziana Signorelli, Francesco Pulvirenti, Calogero Ribellino
-
Patent number: 6552517Abstract: A switch-type regulator with a soft-start function having an output terminal supplying an output voltage, and including an error amplifier, having a first input receiving a constant reference voltage, a second input receiving a feedback voltage dependent on the output voltage, and supplying a compensation terminal with an error voltage correlated to the difference between the reference voltage and the feedback voltage. The error amplifier includes a differential amplifier. The regulator also includes a compensation network connected to the compensation terminal. A soft-start function is obtained exploiting the compensation network.Type: GrantFiled: November 15, 2000Date of Patent: April 22, 2003Assignee: STMicroelectronics S.r.l.Inventors: Calogero Ribellino, Patrizia Milazzo
-
Patent number: 6433510Abstract: A control circuit for controlling current of batteries at the end of the charging phase, especially for lithium batteries, including an input/output circuit, placed between a battery charger and a battery, and an output stage, including two transistors, wherein the resistance of one of the two transistors is modulated to increase the value of the total resistance and to cause a lower turning off current of said output stage.Type: GrantFiled: October 26, 2000Date of Patent: August 13, 2002Assignee: STMicroelectronics S.r.l.Inventors: Calogero Ribellino, Patrizia Milazzo, Francesco Pulvirenti
-
Publication number: 20020080658Abstract: A circuit architecture and a method for performing a trimming operation directly on an application board, or after the operation of packaging integrated electronic devices. The circuit architecture includes at least one non-volatile memory unit (3) having non-volatile memory elements (5) and a circuit (17,19) for modifying the state of the memory elements (5), a first multifunctional input pin (8) whereon a sequence (25) of trimming data is received, a second multifunctional input pin (9) whereon a timing signal of the trimming operations is received, and an additional access pin (7) for switching the circuit architecture operation from a normal mode over to a trimming mode.Type: ApplicationFiled: November 28, 2001Publication date: June 27, 2002Applicant: STMICROELECTRONICS S.r.I.Inventors: Tiziana Signorelli, Francesco Pulvirenti, Calogero Ribellino
-
Patent number: 6388505Abstract: An integrated circuit voltage ramp generator is presented. The circuit includes at least one operational amplifier having a non-inverting input terminal connected to a voltage reference, and having an output terminal coupled in a feedback relationship to an output terminal of the generator circuit. The ramp voltage generator further includes a first storage capacitance connected between the non-inverting input terminal of the operational amplifier and a ground reference, which is loaded by means of a second pumping capacitance connected in parallel to the first capacitance. The pumping and voltage generation is and controlled by a series of passgates coupled to clock signals.Type: GrantFiled: December 28, 1999Date of Patent: May 14, 2002Assignee: STMicroelectronics S.r.l.Inventors: Calogero Ribellino, Patrizia Milazzo, Francesco Pulvirenti
-
Patent number: 6285233Abstract: An electronic level shifter device having very low power consumption includes a first voltage reference from a power supply and a second voltage reference from a ground. The shifter device includes a circuit portion with a differential cell having an output terminal and at least a first and a second input terminal. On the output terminal is a level translated signal with respect to a signal present on one of said input terminals. The device further comprises an additional circuit portion connected to a node of the differential cell and comprising at least a pull-down component inserted between said node and the second voltage reference. The pull-down component can be a MOS transistor having its conduction terminals connected between said node and the second voltage reference and its gate terminal connected to the first voltage reference of power supply by means of a series of transistors.Type: GrantFiled: October 28, 1999Date of Patent: September 4, 2001Assignee: STMicroelectronics S.r.l.Inventors: Calogero Ribellino, Patrizia Milazzo