Patents by Inventor Chad A. Cobbley
Chad A. Cobbley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8008762Abstract: Packaging assemblies for optically interactive devices and methods of forming the packaging assemblies in an efficient manner that eliminates or reduces the occurrence of process contaminants. In a first embodiment, a transparent cover is attached to a wafer of semiconductor material containing a plurality of optically interactive devices. The wafer is singulated, and the optically interactive devices are mounted on an interposer and electrically connected with wire bonds. In a second embodiment, the optically interactive devices are electrically connected to the interposer with back side conductive elements. In a third embodiment, the optically interactive devices are mounted to the interposer prior to attaching a transparent cover. A layer of encapsulant material is formed over the interposer, and the interposer and encapsulant material are cut to provide individual packaging assemblies. In a fourth embodiment, the optically interactive devices are mounted in a preformed leadless chip carrier.Type: GrantFiled: December 28, 2006Date of Patent: August 30, 2011Assignee: Round Rock Research, LLCInventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7998305Abstract: An anisotropic electrically conducting interconnect is disclosed in which an adhesive comprising particles having a breakable coating of at least one electrically nonconductive material is compressed between a first contact and a second contact. Compression to two contacts breaks the breakable coating exposing an electrically conducting material which makes contact with the first and second contacts. The electrically conducting material may be a metal conductor or a two-part reactive conductive resin/catalyst system. Also disclosed are processes for making such electrical interconnects and adhesives for use in making electrical interconnect.Type: GrantFiled: December 19, 2007Date of Patent: August 16, 2011Assignee: Micron Technology, Inc.Inventors: Chad A. Cobbley, Steve W. Heppler
-
Publication number: 20110180936Abstract: A conductive via of a semiconductor device includes a relatively small diameter portion extending into an active surface of a fabrication substrate and a corresponding, relatively large diameter portion that extends into a back side of the fabrication substrate. This type of conductive via may be fabricated by forming the relatively small diameter portion before or during BEOL processing, while the large diameter portion of each conductive via may be fabricated after BEOL processing is complete. Electronic devices that include one or more semiconductor devices with such conductive vias are also disclosed.Type: ApplicationFiled: April 12, 2011Publication date: July 28, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Chad A. Cobbley, Jonathon G. Greenwood
-
Patent number: 7939449Abstract: A conductive via of a semiconductor device includes a relatively small diameter portion extending into an active surface of a fabrication substrate and a corresponding, relatively large diameter portion that extends into a back side of the fabrication substrate. This type of conductive via may be fabricated by forming the relatively small diameter portion before or during BEOL processing, while the large diameter portion of each conductive via may be fabricated after BEOL processing is complete. Electronic devices that include one or more semiconductor devices with such conductive vias are also disclosed.Type: GrantFiled: June 3, 2008Date of Patent: May 10, 2011Assignee: Micron Technology, Inc.Inventors: Chad A. Cobbley, Jonathon G. Greenwood
-
Publication number: 20100312965Abstract: Memory devices, connectors and methods for terminating an operation are provided, including a memory device configured to terminate an internal operation such as a programming or erase operation responsive to receiving a signal during removal of the memory device from a connector, such as a socket. The memory device may be specially configured to generate the removal signal, such as by including a dedicated removal terminal. The memory card may respond to the signal by terminating a programming or erase operation before power is lost. The removal terminal may have a dimension that is different from a dimension of a power terminal through which the memory device receives power. Alternatively, the connector may be specially configured to generate a signal that causes a host to terminate programming or erase operations in the memory device prior to memory card removal, such as by including a switch that is actuated when the memory device moves to a pre-power loss position.Type: ApplicationFiled: June 4, 2009Publication date: December 9, 2010Inventors: James Cooke, Peter Feeley, Victor Tsai, William H. Radke, Neal Galbo, Chad Cobbley
-
Publication number: 20100283151Abstract: Techniques for fabricating multiple device components. Specifically, techniques for fabricating a stacked package comprising at least one I/C module and a multi-chip package. The multi-chip package includes a plurality of integrated circuit dices coupled to a carrier. The dice are encapsulated such that conductive elements are exposed through the encapsulant. The conductive elements are electrically coupled to the chips. The I/C module comprises an interposer having a plurality of integrated circuit dice disposed thereon. The dice of the I/C module are electrically coupled to the interposer via bondwires. The interposer is configured such that vias are aligned with the conductive elements on the multi-chip package. The multi-chip package and I/C module may be fabricated separately and subsequently coupled together to form a stacked package.Type: ApplicationFiled: July 20, 2010Publication date: November 11, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7829190Abstract: An anisotropic electrically conducting interconnect is disclosed in which an adhesive comprising particles having a breakable coating of at least one electrically nonconductive material is compressed between a first contact and a second contact. Compression to two contacts breaks the breakable coating exposing an electrically conducting material which makes contact with the first and second contacts. The electrically conducting material may be a metal conductor or a two-part reactive conductive resin/catalyst system. Also disclosed are processes for making such electrical interconnects and adhesives for use in making electrical interconnect.Type: GrantFiled: August 25, 2005Date of Patent: November 9, 2010Assignee: Micron Technology, Inc.Inventors: Chad A. Cobbley, Steve W. Heppler
-
Publication number: 20100264532Abstract: Various embodiments for molding tools for moisture-resistant image sensor packaging structures and methods of assembly are disclosed. Image sensor packages of the present invention include an interposer, a housing structure formed on the interposer for surrounding an image sensor chip, and a transparent cover. The housing structure may cover substantially all of the interposer chip surface. In another embodiment, the housing structure also covers substantially all of the interposer edge surfaces. The housing structure may also cover substantially all of the interposer attachment surface. An image sensor chip is electrically connected to the interposer with sealed wire bond connections or with sealed flip-chip connections. The housing structure may include runners that enable simultaneous sealing of the interior of the image sensor package and of the transparent cover.Type: ApplicationFiled: October 14, 2009Publication date: October 21, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Todd O. Bolken, Cary J. Baerlocher, Steven W. Heppler, Chad A. Cobbley
-
Patent number: 7804171Abstract: A technique for packaging multiple devices to form a multi-chip module. Specifically, a multi-chip package is coupled to an interposer to form the multi-chip module. The multi-chip package includes a plurality of integrated circuit chips coupled to a carrier. The chips are encapsulated such that conductive elements are exposed through the encapsulant. The conductive elements are electrically coupled to the chips. The interposer is configured such that vias are aligned with the conductive elements. Conductive material may be disposed into the vias to provide signal paths from the integrated circuit chips to conductive balls disposed on the backside of the interposer.Type: GrantFiled: August 27, 2004Date of Patent: September 28, 2010Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7781875Abstract: Techniques for fabricating multiple device components. Specifically, techniques for fabricating a stacked package comprising at least one I/C module and a multi-chip package. The multi-chip package includes a plurality of integrated circuit dices coupled to a carrier. The dice are encapsulated such that conductive elements are exposed through the encapsulant. The conductive elements are electrically coupled to the chips. The I/C module comprises an interposer having a plurality of integrated circuit dice disposed thereon. The dice of the I/C module are electrically coupled to the interposer via bondwires. The interposer is configured such that vias are aligned with the conductive elements on the multi-chip package. The multi-chip package and I/C module may be fabricated separately and subsequently coupled together to form a stacked package.Type: GrantFiled: February 20, 2007Date of Patent: August 24, 2010Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7755204Abstract: A technique for forming die stacks. Specifically, a stacking tip is provided to facilitate the stacking of die in a desired configuration. A first die is picked up by the stacking tip. The first die is coated with an adhesive on the underside of the die. The first die is brought in contact with a second die via the stacking tip. The second die is coupled to the first die via the adhesive on the underside of the first die. The second die is coated with an adhesive coating on the underside of the die. The second die is then brought in contact with a third die via the stacking tip. The third die is coupled to the second die via the adhesive on the underside of the second die, and so forth. Die stacks are formed without being coupled to a substrate. The die stacks may be functionally and/or environmentally tested before attaching the die stack to a substrate.Type: GrantFiled: September 25, 2003Date of Patent: July 13, 2010Assignee: Micron Technology, Inc.Inventors: Chad A. Cobbley, Timothy L. Jackson
-
Patent number: 7644853Abstract: A method of attaching solder balls to a BGA package using a ball pickup tool is disclosed. An array of solder balls is formed on a first substrate for interconnecting with conductive sites on another substrate. The ball pickup tool picks up solder balls with a vacuum suction from a fluidized ball reservoir and utilizes a puff of gas to release the solder ball(s) carried thereon to conductive sites of a substrate for bonding thereto. In another embodiment, the bond pads of a substrate are coated with a flux or adhesive and lowered into a fluidized ball reservoir for direct attachment of solder balls.Type: GrantFiled: October 5, 2005Date of Patent: January 12, 2010Assignee: Micron Technology, Inc.Inventors: Chad A. Cobbley, Michael B. Ball, Marjorie L. Waddel
-
Patent number: 7635079Abstract: System for placing conductive spheres on prefluxed bond pads of a substrate using a stencil plate with a pattern of through-holes positioned over the bond pads. Conductive spheres are placed in the through-holes by a moving feed mechanism and the spheres drop through the through-holes onto the bond pads. In one embodiment, the feed mechanism is a sphere hopper which crosses the entire through-hole pattern. In another embodiment, a shuttle plate fed spheres from a reservoir and reversibly moves about one-half of the pitch, moving from a non-discharge position to a discharge position.Type: GrantFiled: May 23, 2000Date of Patent: December 22, 2009Assignee: Micron Technology, Inc.Inventors: Chad A. Cobbley, Michael B. Ball, Marjorie L. Waddel
-
Publication number: 20090294983Abstract: A conductive via of a semiconductor device includes a relatively small diameter portion extending into an active surface of a fabrication substrate and a corresponding, relatively large diameter portion that extends into a back side of the fabrication substrate. This type of conductive via may be fabricated by forming the relatively small diameter portion before or during BEOL processing, while the large diameter portion of each conductive via may be fabricated after BEOL processing is complete. Electronic devices that include one or more semiconductor devices with such conductive vias are also disclosed.Type: ApplicationFiled: June 3, 2008Publication date: December 3, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Chad A. Cobbley, Jonathon G. Greenwood
-
Patent number: 7553688Abstract: The invention provides methods for packaging for electronic devices that are light or other radiation-sensitive, such as image sensors including CCD or CMOS chips. In one embodiment of the invention, an image sensor package is assembled by surrounding a chip with a barrier of transfer mold compound and covering the chip with a transparent lid. In another embodiment of the invention, the perimeter area of a chip, including interconnections such as wire bonds and bond pads, is encapsulated with a liquid dispensed epoxy, and a transparent lid is attached. In yet another embodiment of the invention, chip encapsulation is accomplished with a unitary shell of entirely transparent material. In yet another embodiment of the invention, a substrate-mounted chip and a transparent lid are loaded into a transfer mold that holds them in optimal alignment.Type: GrantFiled: October 15, 2005Date of Patent: June 30, 2009Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7476277Abstract: A method and apparatus for improved stencil/screen print quality is disclosed. The stencil or screen assists in application of a printable material onto a substrate, such as an adhesive to a semiconductor die of a semiconductor wafer during a lead-on-chip (LOC) packaging process. In one embodiment, the stencil includes a coating applied to at least one surface of a pattern of the stencil or screen to retard running of the printable material onto the surface. In another embodiment, the stencil or screen includes a second coating applied to at least one other surface of the pattern to promote spreading of the printable material onto the substrate.Type: GrantFiled: November 4, 2003Date of Patent: January 13, 2009Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, Chad A. Cobbley, John VanNortwick
-
Patent number: 7459773Abstract: A memory package having a plurality of vertically stacked ball grid arrays. Each of the vertically stacked ball grid arrays has a memory chip coupled thereto. Further, each of the plurality of ball grid arrays includes non-metal mateable alignment features. Each of the plurality of ball grid arrays is coupled to another of the plurality of ball grid arrays to from the vertically stacked memory package.Type: GrantFiled: November 7, 2005Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Cary J. Baerlocher, Chad A. Cobbley, David J. Corisis
-
Patent number: 7423331Abstract: A stiffener molded to a semiconductor substrate, such as a lead frame, and methods of molding the stiffener to the substrate are provided. The stiffener is molded to the substrate to provide rigidity and support to the substrate. The stiffener material can comprise a polymeric material molded to the substrate by a molding technique such as transfer molding, injection molding, and spray molding, or using an encapsulating material. One or more dies, chips, or other semiconductor or microelectronic devices can be disposed on the substrate to form a die assembly. The stiffener can be molded to a substrate comprising one or more dies, over which an encapsulating material can be applied to produce a semiconductor die package.Type: GrantFiled: September 2, 2004Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventors: Chad A Cobbley, Cary J Baerlocher
-
Patent number: 7419854Abstract: The invention provides methods for packaging for electronic devices that are light or other radiation-sensitive, such as image sensors including CCD or CMOS chips. In one embodiment of the invention, an image sensor package is assembled by surrounding a chip with a barrier of transfer mold compound and covering the chip with a transparent lid. In another embodiment of the invention, the perimeter area of a chip, including interconnections such as wire bonds and bond pads, is encapsulated with a liquid dispensed epoxy, and a transparent lid is attached. In yet another embodiment of the invention, chip encapsulation is accomplished with a unitary shell of entirely transparent material. In yet another embodiment of the invention, a substrate-mounted chip and a transparent lid are loaded into a transfer mold that holds them in optimal alignment.Type: GrantFiled: October 15, 2005Date of Patent: September 2, 2008Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7399657Abstract: Ball grid array packages for semiconductor die include a thermally conductive container and a substrate that substantially enclose a semiconductor die. The die is positioned with respect to the container by thermally conductive supports formed in the container or attached to the container. The die contacts the supports so that the die and the container form a cavity that is at least partially filled with a thermally conductive material such as a conductive epoxy to promote thermal conduction between the die and the container. The die electrically connects to the substrate with bond wires that extend through an aperture in the substrate and attach to bond pads provided on the substrate. The aperture is typically filled with a protective layer of resin, epoxy, or other material that also encapsulates the bond wires.Type: GrantFiled: July 31, 2002Date of Patent: July 15, 2008Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley