Patents by Inventor Changyou Xu
Changyou Xu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240152455Abstract: Described are examples for storing data on a storage device, including storing, in a live write stream cache, one or more logical blocks (LBs) corresponding to a data segment, writing, for each LB in the data segment, a cache element of a cache entry that points to the LB in the live write stream cache, where the cache entry includes multiple cache elements corresponding to the multiple LBs of the data segment, writing, for the cache entry, a table entry in a mapping table that points to the cache entry, and when a storage policy is triggered for the cache entry, writing the multiple LBs, pointed to by each cache element of the cache entry, to a stream for storing as contiguous LBs on the storage device, and updating the table entry to point to a physical address of a first LB of the contiguous LBs on the storage device.Type: ApplicationFiled: November 9, 2022Publication date: May 9, 2024Inventors: Peng XU, Ping Zhou, Chaohong Hu, Fei Liu, Changyou Xu, Kan Frankie Fan
-
Patent number: 11645005Abstract: Example near-memory computing systems and methods are described. In one implementation, a system includes a host command processing system and a computational engine associated with a solid-state drive. In some situations, the computational engine includes multiple versatile processing unit slices coupled to one another. The multiple versatile processing unit slices are configured to perform different tasks in parallel with one another. The system also includes a host direct memory access module configured to access memory devices independently of a central processing unit.Type: GrantFiled: February 26, 2021Date of Patent: May 9, 2023Assignee: PETAIO INC.Inventors: Fan Yang, Peirong Ji, Changyou Xu
-
Patent number: 11507298Abstract: Example computational storage systems and methods are described. In one implementation, a storage drive controller includes a non-volatile memory subsystem to process multiple commands. Multiple versatile processing arrays are coupled to the non-volatile memory subsystem. The multiple versatile processing arrays can process multiple in-situ tasks. A host direct memory access module provides direct access to at least one memory device.Type: GrantFiled: August 18, 2020Date of Patent: November 22, 2022Assignee: PETAIO INC.Inventors: Fan Yang, Changyou Xu, Lingqi Zeng
-
Publication number: 20220276803Abstract: Example near-memory computing systems and methods are described. In one implementation, a system includes a host command processing system and a computational engine associated with a solid-state drive. In some situations, the computational engine includes multiple versatile processing unit slices coupled to one another. The multiple versatile processing unit slices are configured to perform different tasks in parallel with one another. The system also includes a host direct memory access module configured to access memory devices independently of a central processing unit.Type: ApplicationFiled: February 26, 2021Publication date: September 1, 2022Inventors: Fan Yang, Peirong Ji, Changyou Xu
-
Patent number: 11392509Abstract: Example storage control systems and methods are described. In one implementation, a storage drive controller includes a non-volatile memory subsystem that processes multiple commands. The storage drive controller also includes a controller memory buffer (CMB) memory management unit coupled to the non-volatile memory subsystem. The CMB memory management unit manages CMB-related tasks including caching and storage of data associated with the storage drive controller.Type: GrantFiled: August 18, 2020Date of Patent: July 19, 2022Assignee: PETAIO INC.Inventors: Changyou Xu, Fan Yang, Peirong Ji, Lingqi Zeng
-
Publication number: 20220057959Abstract: Example computational storage systems and methods are described. In one implementation, a storage drive controller includes a non-volatile memory subsystem to process multiple commands. Multiple versatile processing arrays are coupled to the non-volatile memory subsystem. The multiple versatile processing arrays can process multiple in-situ tasks. A host direct memory access module provides direct access to at least one memory device.Type: ApplicationFiled: August 18, 2020Publication date: February 24, 2022Inventors: Fan Yang, Changyou Xu, Lingqi Zeng
-
Publication number: 20220058137Abstract: Example storage control systems and methods are described. In one implementation, a storage drive controller includes a non-volatile memory subsystem that processes multiple commands. The storage drive controller also includes a controller memory buffer (CMB) memory management unit coupled to the non-volatile memory subsystem. The CMB memory management unit manages CMB-related tasks including caching and storage of data associated with the storage drive controller.Type: ApplicationFiled: August 18, 2020Publication date: February 24, 2022Inventors: Changyou Xu, Fan Yang, Peirong Ji, Lingqi Zeng
-
Patent number: 9213392Abstract: Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes a data detector circuit, a data decoder circuit, and a gating circuit.Type: GrantFiled: September 8, 2011Date of Patent: December 15, 2015Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Shaohua Yang, Changyou Xu, Fan Zhang, Yang Han
-
Patent number: 9166622Abstract: The present invention is a programmable QC LDPC encoder for encoding user data. The encoder may be configurable for implementation with a read channel. The encoder may include a plurality of barrel shifter circuits. The barrel shifter circuits are configured for generating a plurality of parity bits based on interleaved user bits received by the encoder. The barrel shifter circuits are further configured for outputting the parity bits. The encoder may further include an encoder interleaver memory. The encoder interleaver memory may be communicatively coupled with the barrel shifter circuits and may receive the parity bits output from the barrel shifter circuits. The encoder interleaver may be configured for interleaving the parity bits. Further, the encoder may be configured for outputting the interleaved parity bits to a multiplexer. The barrel shifter circuits may generate the plurality of parity bits via an encoding algorithm: p=u*GT.Type: GrantFiled: October 1, 2012Date of Patent: October 20, 2015Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Shaohua Yang, Changyou Xu, Richard Rauschmayer, Hao Zhong, Weijun Tan
-
Patent number: 8972761Abstract: The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for power governance in a data processing system. In one particular case, a system is disclosed that includes a first data processing circuit operable to apply a data detection algorithm to a data input synchronous to a first clock, and a second data processing circuit operable to apply a subsequent data processing algorithm to an output derived from the first data processing circuit synchronous to a second clock, and an idle time enforcement circuit operable to modify an average frequency of at least one of the first clock and the second clock.Type: GrantFiled: February 1, 2012Date of Patent: March 3, 2015Assignee: LSI CorporationInventors: Shaohua Yang, Changyou Xu, Fan Zhang
-
Patent number: 8947804Abstract: Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a combination data decoder circuit. The combination data decoder circuit includes: a non-binary data decoder circuit and a binary data decoder circuit.Type: GrantFiled: December 12, 2011Date of Patent: February 3, 2015Assignee: LSI CorporationInventors: Zongwang Li, Chung-Li Wang, Shaohua Yang, Changyou Xu, Lei Chen, Yang Han
-
Publication number: 20140331001Abstract: Methods and systems may perform one or more operations for solid state device administrative command execution including, but not limited to: receiving, in at least one administrative command queue, at least one administrative command affecting at least one submission queue; halting enqueuing of one or more submission commands in the at least one submission queue in response to the receiving the at least one administrative command affecting the at least one submission queue; adding at least one barrier command to at least one submission queue affected by the at least one administrative command; processing one or more commands in the at least one submission queue until the at least one barrier command in the at least one submission queue is processed; and processing the at least one administrative command affecting the at least one submission queue in response to the processing of the at least one barrier command.Type: ApplicationFiled: May 2, 2014Publication date: November 6, 2014Applicant: LSI CorporationInventors: Yang Liu, Nital Patwa, Ming-Ju Lee, Yimin Chen, Changyou Xu, Tim Canepa
-
Patent number: 8873177Abstract: Hardware-based methods and apparatus are provided for inter-track interference mitigation in magnetic recording systems. Inter-track interference (ITI) is mitigated in a magnetic recording system by obtaining ITI cancellation data; and providing the ITI cancellation data to an ITI mitigation circuit using a write data path in the magnetic recording system. The write data path can optionally operate substantially simultaneously with the read data path performing the read operation. The ITI cancellation data comprises, for example, user data and/or media data.Type: GrantFiled: September 30, 2011Date of Patent: October 28, 2014Assignee: LSI CorporationInventors: Kurt J. Worrell, Erich F. Haratsch, Changyou Xu, Jefferson E. Singleton, Kripa Venkatachalam, David G. Springberg
-
Patent number: 8850276Abstract: Various embodiments of the present invention provide systems and methods for data processing. Such data processing includes data shuffling.Type: GrantFiled: September 22, 2011Date of Patent: September 30, 2014Assignee: LSI CorporationInventors: Changyou Xu, Zongwang Li, Sancar K. Olcay, Yang Han, Kaichi Zhang
-
Patent number: 8799340Abstract: Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes: a data detector circuit, a pseudo-random sequence generator circuit, a decoder circuit, and a pseudo-random sequence reconstitution circuit. The data detector circuit is operable to apply a data detection algorithm to a first data set to yield a detected output. The pseudo-random sequence generator circuit is operable to generate an interim data sequence and to generate a second data set based upon a combination of the detected output and the interim data sequence. The decoder circuit is operable to apply a data decode algorithm to a derivative of the second data set to yield a third data set.Type: GrantFiled: October 24, 2011Date of Patent: August 5, 2014Assignee: LSI CorporationInventors: Changyou Xu, Shaohua Yang, Kapil Gaba
-
Patent number: 8775687Abstract: A method for processing a read sub-command in a secondary storage controller is disclosed. The method includes receiving the read sub-command from a primary storage controller; retrieving data in response to the read sub-command; utilizing a write request to write the retrieved data directly to a memory accessible by a host device; issuing an additional request to the same memory after the write request; receiving an indication of completion of the additional request; and reporting a sub-completion status to the primary storage controller.Type: GrantFiled: June 13, 2013Date of Patent: July 8, 2014Assignee: LSI CorporationInventors: Yang Liu, Nital Patwa, Changyou Xu, Timothy Canepa, Chien Chen
-
Patent number: 8775896Abstract: Various embodiments of the present invention provide systems and methods for decoding of non-binary LDPC codes. For example, a low density parity check data decoder is disclosed that includes a variable node processor operable to perform variable node updates based at least in part on check node to variable node message vectors, a check node processor operable to perform check node updates and to generate the check node to variable node message vectors, and a scheduler operable to cause the variable node processor to use check node to variable node message vectors from multiple decoding iterations when performing the variable node updates for a given decoding iteration.Type: GrantFiled: February 9, 2012Date of Patent: July 8, 2014Assignee: LSI CorporationInventors: Zongwang Li, Chung-Li Wang, Changyou Xu
-
Patent number: 8719682Abstract: Various embodiments of the present inventions are related to adaptive calibration of NPFIR filters in a data detector. For example, an apparatus for calibrating a noise predictive filter is disclosed, including a data detector operable to generate detected values for data sectors and having an embedded noise predictive finite impulse response filter. The apparatus also includes a comparator operable to determine whether a quality metric for a current one of the data sectors meets a noise threshold. The apparatus also includes a filter calibration circuit operable to adapt a number of filter coefficients for the noise predictive finite impulse response filter based on the detected values for the data sectors, and to omit the detected values for the current one of the data sectors from adaptation for one of the filter coefficients if the quality metric for the current one of the data sectors does not meet the noise threshold.Type: GrantFiled: June 15, 2012Date of Patent: May 6, 2014Assignee: LSI CorporationInventors: Yang Han, Shaohua Yang, Fan Zhang, Zongwang Li, Changyou Xu
-
Patent number: 8700976Abstract: In one embodiment, a turbo equalizer has an LDPC decoder, a channel detector, and one or more adjustment blocks for recovering an LDPC codeword from a set of input samples. The decoder attempts to recover the codeword from an initial set of channel soft-output values and generates a set of extrinsic soft-output values, each corresponding to a bit of the codeword. If the decoder converges on a trapping set, then the channel detector performs detection on the set of input samples to generate a set of updated channel soft-output values, using the extrinsic soft-output values to improve the detection. The one or more adjustment blocks adjust at least one of (i) the extrinsic soft-output values before the channel detection and (ii) the updated channel soft-output values. Subsequent decoding is then performed on the updated and possibly-adjusted channel soft-output values to attempt to recover the codeword.Type: GrantFiled: August 12, 2009Date of Patent: April 15, 2014Assignee: LSI CorporationInventors: Kiran Gunnam, Shaohua Yang, Changyou Xu
-
Patent number: 8693120Abstract: Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes a read circuit and a combining circuit. The read circuit is operable to provide a first instance of a user data set, a second instance of the user data set, and a third instance of the user data set. The combining circuit is operable to: combine at least a first segment of the first instance of the user data set with a first segment of the second instance of the user data set to yield a first combined data segment; provide a second combined data set that includes a combination of one or more second segments from the second instance of the user data set and the third instance of the user data set; and provide an aggregate data set including at least the first combined data set and the second combined data set. The second combined data set does not incorporate a second segment of the first instance of the user data set.Type: GrantFiled: March 17, 2011Date of Patent: April 8, 2014Assignee: LSI CorporationInventors: Shaohua Yang, Changyou Xu, Wu Chang, Ming Jin