Patents by Inventor Chaochieh Tsai
Chaochieh Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10777534Abstract: A three-dimensional stacking structure is described. The stacking structure includes at least a bottom die, a top die and a spacer protective structure. The bottom die includes contact pads in the non-bonding region. The top die is stacked on the bottom die without covering the contact pads of the bottom die and the bottom die is bonded with the top die through bonding structures there-between. The spacer protective structure is disposed on the bottom die and covers the top die to protect the top die. By forming an anti-bonding layer before stacking the top dies to the bottom dies, the top die can be partially removed to expose the contact pads of the bottom die for further connection.Type: GrantFiled: August 25, 2017Date of Patent: September 15, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Peter Yu Fei Huang, Chaochieh Tsai
-
Patent number: 10157885Abstract: A package structure and method for forming the same are provided. The package structure includes a first die, and the first die includes a first magnetic pad formed over a first substrate. The package structure includes a second die, and the second die includes a second magnetic pad formed over a second substrate. The package structure also includes a hybrid bonding structure formed between the first die and the second die of the second wafer. The hybrid bonding structure includes a magnetic bonding structure which is made of the first magnetic pad and the second magnetic layer.Type: GrantFiled: July 29, 2016Date of Patent: December 18, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Peter Yu-Fei Huang, Richard Burton Cassidy, II, Chaochieh Tsai
-
Publication number: 20180033773Abstract: A package structure and method for forming the same are provided. The package structure includes a first die, and the first die includes a first magnetic pad formed over a first substrate. The package structure includes a second die, and the second die includes a second magnetic pad formed over a second substrate. The package structure also includes a hybrid bonding structure formed between the first die and the second die of the second wafer. The hybrid bonding structure includes a magnetic bonding structure which is made of the first magnetic pad and the second magnetic layer.Type: ApplicationFiled: July 29, 2016Publication date: February 1, 2018Inventors: Peter Yu-Fei HUANG, Richard Burton CASSIDY, II, Chaochieh TSAI
-
Publication number: 20180012868Abstract: A three-dimensional stacking structure is described. The stacking structure includes at least a bottom die, a top die and a spacer protective structure. The bottom die includes contact pads in the non-bonding region. The top die is stacked on the bottom die without covering the contact pads of the bottom die and the bottom die is bonded with the top die through bonding structures there-between. The spacer protective structure is disposed on the bottom die and covers the top die to protect the top die. By forming an anti-bonding layer before stacking the top dies to the bottom dies, the top die can be partially removed to expose the contact pads of the bottom die for further connection.Type: ApplicationFiled: August 25, 2017Publication date: January 11, 2018Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Peter Yu Fei Huang, Chaochieh Tsai
-
Patent number: 9748206Abstract: A three-dimensional stacking structure and the manufacturing method(s) thereof are described. The stacking structure includes at least a bottom die, a top die and a spacer protective structure. The bottom die include contact pads in the non-bonding region. The top die is stacked on the bottom die without covering the contact pads of the bottom die and the bottom die is bonded with the top die through bonding structures there-between. The spacer protective structure is disposed on the bottom die and covers the top die to protect the top die. By forming an anti-bonding layer before stacking the top dies to the bottom dies, the top die can be partially removed to expose the contact pads of the bottom die for further connection.Type: GrantFiled: May 26, 2016Date of Patent: August 29, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Peter Yu Fei Huang, Chaochieh Tsai
-
Patent number: 6943063Abstract: Described is a method where a seal ring is formed by stacking interconnected conductive layers along the perimeter of an integrated circuit (IC). The seal ring is formed continuously around the IC perimeter using a conductive chain with two distinct widths. Each section of distinct width forms a transmission having a distinct characteristic impedance. Unwanted signals may be coupled to the seal ring from signal bond pads or from internal circuitry. Because of the impedance mismatch between the different width sections of the seal ring transmission lines, only a portion of each signal is propagated through each seal ring discontinuity while the remainder is reflected. As the signal passes through multiple discontinuities in the seal ring, it is further attenuated, reducing propagation of unwanted signals. This is accomplished while preventing moisture intrusion into the IC.Type: GrantFiled: November 20, 2001Date of Patent: September 13, 2005Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chaochieh Tsai, Shyh-Chyi Wong
-
Publication number: 20040217477Abstract: Described is a method where a seal ring is formed by stacking interconnected conductive layers along the perimeter of an integrated circuit (IC). The seal ring is formed continuously around the IC perimeter using a conductive chain with two distinct widths. Each section of distinct width forms a transmission having a distinct characteristic impedance. Unwanted signals may be coupled to the seal ring from signal bond pads or from internal circuitry. Because of the impedance mismatch between the different width sections of the seal ring transmission lines, only a portion of each signal is propagated through each seal ring discontinuity while the remainder is reflected. As the signal passes through multiple discontinuities in the seal ring, it is further attenuated, reducing propagation of unwanted signals. This is accomplished while preventing moisture intrusion into the IC.Type: ApplicationFiled: November 20, 2001Publication date: November 4, 2004Applicant: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Shyh-Chyi Wong
-
Patent number: 6737310Abstract: A process for fabricating an RF type, MOSFET device, concentrating on reducing performance degrading gate resistance, has been developed. The process features formation of a stacked gate structure, comprised of a metal gate contact structure located directly overlying a portion of an underlying polysilicon gate structure, in a region in which the polysilicon gate structure is located on an active device region of a semiconductor substrate. Subsequent formation of an overlying metal interconnect structure, results in reduced gate resistance due to the direct vertical conductive path from the metal interconnect structure to the polysilicon gate structure, through the metal gate contact structure. A novel process sequence, requiring no photolithographic processing, is used to self-align the metal gate contact structure to the underlying polysilicon gate structure.Type: GrantFiled: September 6, 2002Date of Patent: May 18, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Chung-Long Chang, Jui-Yu Chang, Shyh-Chyi Wong
-
Patent number: 6664635Abstract: A method and structure for a device with a signal line over a semiconductor structure where the signal line is formed over the ground plane, passivation layer, and polyimide layer. We provide a semiconductor structure comprising a substrate having devices formed thereover and a plurality of insulating and conductive layers thereover. Next, we form ground plane over the semiconductor structure. The ground plane is the top metal layer over an inter metal dielectric layer. We then form a passivation layer over the ground plane. We form a first dielectric (e.g., polyimide) layer over the passivation layer. Subsequently, we form a signal line over the first dielectric layer. The signal line is formed by a plating or printing. We form a second dielectric layer (e.g., polyimide over the signal line and the first dielectric layer.Type: GrantFiled: November 12, 2002Date of Patent: December 16, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Shyhchyi Wong
-
Patent number: 6636139Abstract: A new method and structure is provided to connect a planar, spiral inductor to underlying interconnect metal, the interconnect metal has been created over a semiconductor surface. A layer of dielectric followed by a layer of passivation is deposited over the semiconductor surface, including the surface of the underlying interconnect metal. Large first vias are created through the layers of passivation and dielectric. The large first vias align with the patterned interconnect metal, providing low-resistivity points of interconnect between the spiral inductor, which is created on the surface of the layer of passivation concurrent with the creation of the large first vias, and the patterned interconnect metal. A thick layer of polyimide is deposited over the surface of the layer of passivation, including the surface of the spiral inductor and the large first vias.Type: GrantFiled: September 10, 2001Date of Patent: October 21, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Shyh-Chyi Wong
-
Publication number: 20030071360Abstract: A method and structure for a device with a signal line over a semiconductor structure where the signal line is formed over the ground plane, passivation layer, and polyimide layer. We provide a semiconductor structure comprising a substrate having devices formed thereover and a plurality of insulating and conductive layers thereover. Next, we form ground plane over the semiconductor structure. The ground plane is the top metal layer over an inter metal dielectric layer. We then form a passivation layer over the ground plane. We form a first dielectric (e.g., polyimide) layer over the passivation layer. Subsequently, we form a signal line over the first dielectric layer. The signal line is formed by a plating or printing. We form a second dielectric layer (e.g., polyimide over the signal line and the first dielectric layer.Type: ApplicationFiled: November 12, 2002Publication date: April 17, 2003Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chaochieh Tsai, Shyhchyi Wong
-
Publication number: 20030008450Abstract: A process for fabricating an RF type, MOSFET device, concentrating on reducing performance degrading gate resistance, has been developed. The process features formation of a stacked gate structure, comprised of a metal gate contact structure located directly overlying a portion of an underlying polysilicon gate structure, in a region in which the polysilicon gate structure is located on an active device region of a semiconductor substrate. Subsequent formation of an overlying metal interconnect structure, results in reduced gate resistance due to the direct vertical conductive path from the metal interconnect structure to the polysilicon gate structure, through the metal gate contact structure. A novel process sequence, requiring no photolithographic processing, is used to self-align the metal gate contact structure to the underlying polysilicon gate structure.Type: ApplicationFiled: September 6, 2002Publication date: January 9, 2003Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chaochieh Tsai, Chung-Long Chang, Julyu Chang, Shyh-Chyi Wong
-
Patent number: 6495446Abstract: A method and structure for a device with a signal line over a semiconductor structure where the signal line is formed over the ground plane, passivation layer, and polyimide layer. We provide a semiconductor structure comprising a substrate having devices formed thereover and a plurality of insulating and conductive layers thereover. Next, we form ground plane over the semiconductor structure. The ground plane is the top metal layer over an inter metal dielectric layer. We then form a passivation layer over the ground plane. We form a first dielectric (e.g., polyimide) layer over the passivation layer. Subsequently, we form a signal line over the first dielectric layer. The signal line is formed by a plating or printing. We form a second dielectric layer (e.g., polyimide) over the signal line and the first dielectric layer.Type: GrantFiled: January 29, 2001Date of Patent: December 17, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Shyhchyi Wong
-
Patent number: 6465294Abstract: A process for fabricating an RF type, MOSFET device, concentrating on reducing performance degrading gate resistance, has been developed. The process features formation of a stacked gate structure, comprised of a metal gate contact structure located directly overlying a portion of an underlying polysilicon gate structure, in a region in which the polysilicon gate structure is located on an active device region of a semiconductor substrate. Subsequent formation of an overlying metal interconnect structure, results in reduced gate resistance due to the direct vertical conductive path from the metal interconnect structure to the polysilicon gate structure, through the metal gate contact structure. A novel process sequence, requiring no photolithographic processing, is used to self-align the metal gate contact structure to the underlying polysilicon gate structure.Type: GrantFiled: March 16, 2001Date of Patent: October 15, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Chung-Long Chang, Ju-Yu Chang, Shyh-Chyi Wong
-
Patent number: 6465367Abstract: A structure and method of manufacturing a CMOS device where the Coplanar wave guide (CPW) lines are formed above the top metal lines. Also other insulating layers are provided that reduce the e-field from the signal line to the substrate. There are four embodiments. In the first embodiment, the following layers are formed over the semiconductor structure: the passivation layer, a shielding layer, a first insulator layer, a high K dielectric layer, a CPW and a second insulator layer. In the second embodiment, no shielding layer is used and the high k dielectric layer is thicker than in the first embodiment. In the third embodiment, a thick shielding layer is used and no high k dielectric layer. In the fourth embodiment, the top metal layer is used as a shielding layer and no high k dielectric layer is used.Type: GrantFiled: January 29, 2001Date of Patent: October 15, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Chaochieh Tsai
-
Patent number: 6444517Abstract: A new method is provided for the creation of an inductive over the surface of a semiconductor substrate. A first layer of metal is created in a layer of dielectric, a second layer of metal is created overlying the first layer of metal. The first layer of metal combined with the second layer of metal form an inductor of increased height, reducing the resistivity of the inductor, increasing the Q value of the inductor. The new method of creating an inductor can be combined with creating contact points that connect to contact points in the active region of the surface of a semiconductor substrate.Type: GrantFiled: January 23, 2002Date of Patent: September 3, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Heng-Ming Hsu, Shyh-Chyi Wong, Chaochieh Tsai, Ssu-Pin Ma, Chao-Cheng Chen, Liang-Kun Huang
-
Patent number: 6245639Abstract: A process for fabricating a narrow channel width, MOSFET device, with a reduced reverse narrow channel effect, (RNCE), has been developed. The reduction of the level of dopant depletion, from the channel region, to the interface of a shallow trench —channel region, has been achieved via use of a large angle, nitrogen ion implantation procedure, performed to exposed surfaces of a shallow trench shape, prior to insulator fill. A nitrogen rich, silicon layer, at the shallow trench —channel interface, reduces the level of boron depletion, from the channel region, to the RIE damaged region, near the shallow trench shape.Type: GrantFiled: February 8, 1999Date of Patent: June 12, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: ChaoChieh Tsai, Yuan-Chen Sun
-
Patent number: 6232164Abstract: A method of fabricating a CMOS device having (1) an anti-SCE block region below a channel region and (2) a metal gate. The invention uses a masking layer having an opening to define the anti-SCE block implant and also the gate structure. The method comprises forming a masking layer having a first opening defining a channel region over the substrate. In a key step, performing an Anti-SCE block implant to create an anti-SCE region. Next, a forming a gate dielectric layer is formed on the substrate in the first opening. A conductive layer is formed over the substrate in the channel region and over the masking layer. The conductive layer is planarized to form a metal gate metal. The barrier layer is removed. LDD regions are formed. Spacers are formed on the sidewall of the metal gate. Source/Drain regions are implanted adjacent to the metal gate stack.Type: GrantFiled: May 24, 1999Date of Patent: May 15, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chaochieh Tsai, Kuan-Yao Wang
-
Patent number: 6175125Abstract: A wafer for testing a manufacturing process for vias has a large number of vias (millions) formed into strings that have an open circuit resistance if the string contains a defective via and have a resistance of a few thousand ohms if the string is good. A multiplexor circuit is formed on the test wafer and scans the via strings and produces a binary output denoting that the addressed string is good or defective. The addresses are generated off the wafer by a compute and a defective string is readily identified.Type: GrantFiled: May 10, 1999Date of Patent: January 16, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Chaochieh Tsai
-
Patent number: 6171913Abstract: A process is described for forming a buried, or pocket, ion implant in a semiconductor device. In particular, said pocket is limited to only the drain side of a field effect transistor. To achieve this the photoresist that is used to protect the source and drain regions during ion implantation is located at different distances from the gate pedestal. The photoresist on the source side is placed closer to the gate pedestal than it is on the drain side. As a result, when ions arrive at the surface at a sufficiently shallow angle to be able to penetrate the semiconductor regions immediately beneath the gate oxide, photoresist at the source side blocks the beam while the photoresist on the drain side is far enough away from the gate not to intercept the beam. Thus, a single asymmetrically located pocket is formed in a single step.Type: GrantFiled: September 8, 1998Date of Patent: January 9, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jau-Jey Wang, Chaochieh Tsai, Jing-Meng Liu