Patents by Inventor Charles E. Kuhlmann
Charles E. Kuhlmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7603540Abstract: A method for dynamically programming Field Programmable Gate Arrays (FPGAs) in a coprocessor, the coprocessor coupled to a processor, includes: beginning an execution of an application by the processor; receiving an instruction from the processor to the coprocessor to perform a function for the application; determining that the FPGA in the coprocessor is not programmed with logic for the function; fetching a configuration bit stream for the function; and programming the FPGA with the configuration bit stream. In this manner, the FPGA are programmable “on the fly”, i.e., dynamically during the execution of an application. The hardware acceleration and resource sharing advantages provided by the FPGA can be utilized more often by the application. Logic flexibility and space savings on the chip comprising the coprocessor and processor are provided as well.Type: GrantFiled: July 2, 2008Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Andreas C. Doering, Silvio Dragone, Andreas Herkersdorf, Richard G. Hofmann, Charles E. Kuhlmann
-
Patent number: 7584345Abstract: A method for dynamically programming Field Programmable Gate Arrays (FPGA in a coprocessor, the coprocessor coupled to a processor, includes: beginning an execution of an application by the processor; receiving an instruction from the processor to the coprocessor to perform a function for the application; determining that the FPGA in the coprocessor is not programmed with logic for the function; fetching a configuration bit stream for the function; and programming the FPGA with the configuration bit stream. In this manner, the FPGA are programmable “on the fly”, i.e., dynamically during the execution of an application. The hardware acceleration and resource sharing advantages provided by the FPGA can be utilized more often by the application. Logic flexibility and space savings on the chip comprising thecoprocessor and processor are provided as well.Type: GrantFiled: October 30, 2003Date of Patent: September 1, 2009Assignee: International Business Machines CorporationInventors: Andreas C. Doering, Silvio Dragone, Andreas Herkersdorf, Richard G. Hofmann, Charles E. Kuhlmann
-
Patent number: 7472293Abstract: A programmable state machine is incorporated into the core of a network processor (NP) to monitor the utilization of different processing elements in the NP and to control the power state of each element as a function of past and predicted utilization. The state machine can be used to control a centralized power management control unit or to control a distributed power management unit where each processing element includes its own state machine. The function of the power management state machine can be implemented in any combination of software and/or hardwired logic, depending on the system design requirements. The monitoring and control are implemented through the use of a power management state change algorithm. The determination of the power state of a processing element accommodates interdependencies between the elements. It also makes adjustments in gain factors in response to actual performance and utilization of the network processor.Type: GrantFiled: January 8, 2008Date of Patent: December 30, 2008Assignee: International Business Machines CorporationInventors: Charles E. Kuhlmann, Thomas A. Millard, Norman C. Strole
-
Publication number: 20080270754Abstract: A method for dynamically programming Field Programmable Gate Arrays (FPGAs) in a coprocessor, the coprocessor coupled to a processor, includes: beginning an execution of an application by the processor; receiving an instruction from the processor to the coprocessor to perform a function for the application; determining that the FPGA in the coprocessor is not programmed with logic for the function; fetching a configuration bit stream for the function; and programming the FPGA with the configuration bit stream. In this manner, the FPGA are programmable “on the fly”, i.e., dynamically during the execution of an application. The hardware acceleration and resource sharing advantages provided by the FPGA can be utilized more often by the application. Logic flexibility and space savings on the chip comprising the coprocessor and processor are provided as well.Type: ApplicationFiled: July 2, 2008Publication date: October 30, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andreas C. DOERING, Silvio Dragone, Andreas Herkersdorf, Richard G. Hofmann, Charles E. Kuhlmann
-
Patent number: 7337334Abstract: A programmable state machine is incorporated into the core of a network processor (NP) to monitor the utilization of different processing elements in the NP and to control the power state of each element as a function of past and predicted utilization. The state machine can be used to control a centralized power management control unit or to control a distributed power management unit where each processing element includes its own state machine. The function of the power management state machine can be implemented in any combination of software and/or hardwired logic, depending on the system design requirements. The monitoring and control are implemented through the use of a power management state change algorithm. The determination of the power state of a processing element accommodates interdependencies between the elements. It also makes adjustments in gain factors in response to actual performance and utilization of the network processor.Type: GrantFiled: February 14, 2003Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Charles E. Kuhlmann, Thomas A. Millard, Norman C. Strole
-
Publication number: 20040167897Abstract: A data mining accelerator is used with network processor technology to enable real time pattern searching of large databases. The classification and search capability of a processor element array inside the network processor is used to format database records having variable length fields in random order into ordered data packets containing fixed length fields. The contents of the fields are hashed and formatted into binary key values. Searching can be by parallel processing of multiple database records or distributed processing of a single record for multiple match conditions. A classification engine is used to sort records from a single database into separate streams based on one or more special fields, or to sort records from different databases into separate search streams for routing to search engines dedicated to each stream. The search engine collects and matches statistics in real time or searches for new, statistically significant match conditions.Type: ApplicationFiled: February 25, 2003Publication date: August 26, 2004Applicant: International Business Machines CorporationInventors: Charles E. Kuhlmann, Ann M. Rincon, Norman C. Strole
-
Publication number: 20040163000Abstract: A programmable state machine is incorporated into the core of a network processor (NP) to monitor the utilization of different processing elements in the NP and to control the power state of each element as a function of past and predicted utilization. The state machine can be used to control a centralized power management control unit or to control a distributed power management unit where each processing element includes its own state machine. The function of the power management state machine can be implemented in any combination of software and/or hardwired logic, depending on the system design requirements. The monitoring and control are implemented through the use of a power management state change algorithm. The determination of the power state of a processing element accommodates interdependencies between the elements. It also makes adjustments in gain factors in response to actual performance and utilization of the network processor.Type: ApplicationFiled: February 14, 2003Publication date: August 19, 2004Applicant: International Business Machines CorporationInventors: Charles E. Kuhlmann, Thomas A. Millard, Norman C. Strole
-
Patent number: 6191914Abstract: A compact media drive for use in personal computers has a media support and detector arm structure that ejects to extend external of the drive case at the insertion slot to receive corners of a unit of media during data operations. The arm(s) retract within the drive case or system case when no media is received. This allows a drive case to be proportioned with a drive hub for the media adjacent to the insertion slot to reduce the dimension there between from that for normal full disk insertion. The arm structure permits the drive to collect state information at the rear disk corners necessary to avoid incorrect data operations while a significant portion of the disk remains outside the insertion slot.Type: GrantFiled: March 31, 1999Date of Patent: February 20, 2001Assignee: International Business Machines CorporationInventors: David C. Challener, John P. Karidis, Charles E. Kuhlmann
-
Patent number: 5621897Abstract: An arrangement and method for arbitration to enable split transaction bus protocols provides for a slave to assert a mask signal that sets a mask bit in a mask register when the slave is not ready to complete a requested transaction. A requesting master is forced off the bus and prevented from re-arbitrating while the mask bit is set in the register. When the slave is ready to complete the transaction, a release master signal is asserted which causes the bit in the shift register to be reset. The requesting master is then able to re-arbitrate for use of the bus to complete the transaction. The usable bandwidth of the bus is increased since other masters are able to arbitrate and use the bus until the slave is ready to complete the transaction with the first requesting master.Type: GrantFiled: April 13, 1995Date of Patent: April 15, 1997Assignee: International Business Machines CorporationInventors: Bechara F. Boury, Charles E. Kuhlmann, Terence J. Lohman, Neil W. Songer, Ronald E. Valli
-
Patent number: 5606666Abstract: A computer system is provided in which asynchronously operating processing elements in the system are connected by means of an interconnection media so as to permit communication between an executing program on one of the processing elements with the memory on another processing element. Inter-processing communication logic located on each of the processing elements permits communication between executing programs on any one processing element. Inter-delivery support hardware is provided for interfacing between the interconnection media and the inter-processing communication logic.Type: GrantFiled: July 19, 1994Date of Patent: February 25, 1997Assignee: International Business Machines CorporationInventors: Carl H. Grant, Jace W. Krull, Charles E. Kuhlmann, Shahram Salamian, Eugene M. Thomas, James T. Tsevdos