Patents by Inventor Charles J. Masenas
Charles J. Masenas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7656971Abstract: A clock and data recovery circuit including: means for generating a first and a second clock signal; means for receiving the first clock signal and for generating a third clock signal from the first clock signal and means for receiving the second clock signal and for generating a fourth clock signal, wherein at least one of the third and the fourth clock signals differ in phase from the first and the second clock signal respectively; means for receiving the third and fourth clock signals and a serial data stream and for generating a reconstructed serial data stream and a phase error signal; means for receiving the phase error signal and for generating a phase adjustment signal and means for receiving the phase adjustment signal by the by the clock generation circuit in a feedback loop to adjust the phases of the first and second clock signals.Type: GrantFiled: June 4, 2007Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Anthony R. Bonaccio, Charles J. Masenas, Troy A. Seman
-
Patent number: 7453296Abstract: A delay locked loop (DLL) having a charge pump gain independent of the operating frequency of the DLL. A method for providing a constant gain for a charge pump component of a delay locked loop (DLL) is disclosed, and includes: providing a switched capacitor stage responsive to a charge phase for charging a capacitor and a dump phase for dumping the capacitor; and aligning the charge phase and the dump phase such that a control voltage provided by the charge pump is independent of a frequency of a DLL charge and discharge phase.Type: GrantFiled: September 12, 2007Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventor: Charles J. Masenas
-
Patent number: 7301380Abstract: A delay looked loop (DLL) having a charge pump gain independent of the operating frequency of the DLL.Type: GrantFiled: April 12, 2006Date of Patent: November 27, 2007Assignee: International Business Machines CorporationInventor: Charles J. Masenas
-
Patent number: 7272196Abstract: A clock and data recovery circuit including: means for generating a first and a second clock signal; means for receiving the first clock signal and for generating a third clock signal from the first clock signal and means for receiving the second clock signal and for generating a fourth clock signal, wherein at least one of the third and the fourth clock signals differ in phase from the first and the second clock signal respectively; means for receiving the third and fourth clock signals and a serial data stream and for generating a reconstructed serial data stream and a phase error signal; means for receiving the phase error signal and for generating a phase adjustment signal and means for receiving the phase adjustment signal by the by the clock generation circuit in a feedback loop to adjust the phases of the first and second clock signals.Type: GrantFiled: June 30, 2003Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Anthony R Bonaccio, Charles J Masenas, Troy A Seman
-
Patent number: 7248838Abstract: A communication system for transmitting data between cores embedded in an integrated circuit on a silicon chip. Communication system includes transmitter circuitry for wirelessly transmitting data between cores and receiver circuitry for wirelessly receiving the transmission of data from other cores. Both transmitter circuitry and receiver circuitry may include of a phase-locked loop circuit having a voltage-controlled oscillator. Each core may transmit and receive data on a unique frequency with respect to other cores embedded in an integrated circuit on a silicon chip or transmit and receive data on the same frequency as other cores embedded in an integrated circuit on a silicon chip. Groups of cores may share transmitter and receiver circuitry.Type: GrantFiled: April 24, 2006Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: Kenneth J. Goodnow, Riyon W. Harding, Charles J. Masenas, Jason M. Norman, Sebastian T. Ventrone
-
Patent number: 7103320Abstract: A communication system (8) for transmitting data between cores (10) embedded in an integrated circuit on a silicon chip (12). Communication system (8) includes transmitter circuitry (24) for wirelessly transmitting data between cores (10) and receiver circuitry (26) for wirelessly receiving the transmission of data from other cores. Both transmitter circuitry (24) and receiver circuitry (26) may include of a phase-locked loop circuit (28, 30) having a voltage-controlled oscillator (36). Each core (10) may transmit and receive data on a unique frequency with respect to other cores embedded in an integrated circuit on a silicon chip (12) or transmit and receive data on the same frequency as other cores embedded in an integrated circuit on a silicon chip (12). Groups of cores (17) may share transmitter and receiver circuitry (24 and 26).Type: GrantFiled: April 19, 2003Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Kenneth J Goodnow, Riyon W Harding, Charles J Masenas, Jason M Norman, Sebastian T Ventrone
-
Patent number: 7088190Abstract: A voltage-controlled oscillator (VCO) comprising an odd number of delay stage circuits. Each delay stage circuit operates between supply voltages VDD and VSS (VDD>VSS) and comprises (1) an input node, (2) an output node, (3) an inverting circuit, and (4) an electric discharge path coupling the output node to VSS. The electric discharge path includes a switch circuit and a resistance adjusting circuit electrically coupled in series between the output node and VSS. In response to an input signal rising at the input node, the inverting circuit decreases an output signal at the output node, and the electric discharge path opens to help pull the output signal down faster. In response to an input signal falling at the input node, the inverting circuit increases the output signal at the output node, and the electric discharge path closes to minimize its own effect.Type: GrantFiled: May 28, 2004Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: John S. Austin, Melissa A. Beacom, Charles J. Masenas
-
Patent number: 6954088Abstract: A structure and associated method for controlling an amplitude of oscillation in a voltage controlled oscillator. The voltage controlled oscillator circuit comprises a drive circuit, an inductor/capacitor (LC) tank circuit, and a diode. The LC tank circuit and the drive circuit collectively comprise a first oscillating node and a second oscillating node. The first oscillating node is adapted to have a first voltage. The second oscillating node is adapted to have a second voltage. The first diode is adapted to control an amplitude of the first voltage and an amplitude of the second voltage.Type: GrantFiled: November 25, 2003Date of Patent: October 11, 2005Assignee: International Business Machines CorporationInventor: Charles J. Masenas
-
Publication number: 20040264619Abstract: A clock and data recovery circuit including: means for generating a first and a second clock signal; means for receiving the first clock signal and for generating a third clock signal from the first clock signal and means for receiving the second clock signal and for generating a fourth clock signal, wherein at least one of the third and the fourth clock signals differ in phase from the first and the second clock signal respectively; means for receiving the third and fourth clock signals and a serial data stream and for generating a reconstructed serial data stream and a phase error signal; means for receiving the phase error signal and for generating a phase adjustment signal and means for receiving the phase adjustment signal by the by the clock generation circuit in a feedback loop to adjust the phases of the first and second clock signals.Type: ApplicationFiled: June 30, 2003Publication date: December 30, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anthony R Bonaccio, Charles J Masenas, Troy A Seman
-
Publication number: 20040209575Abstract: A communication system (8) for transmitting data between cores (10) embedded in an integrated circuit on a silicon chip (12). Communication system (8) includes transmitter circuitry (24) for wirelessly transmitting data between cores (10) and receiver circuitry (26) for wirelessly receiving the transmission of data from other cores. Both transmitter circuitry (24) and receiver circuitry (26) may include of a phase-locked loop circuit (28, 30) having a voltage-controlled oscillator (36). Each core (10) may transmit and receive data on a unique frequency with respect to other cores embedded in an integrated circuit on a silicon chip (12) or transmit and receive data on the same frequency as other cores embedded in an integrated circuit on a silicon chip (12). Groups of cores (17) may share transmitter and receiver circuitry (24 and 26).Type: ApplicationFiled: April 19, 2003Publication date: October 21, 2004Applicant: International Business Machines CorporationInventors: Kenneth J. Goodnow, Riyon W. Harding, Charles J. Masenas, Jason M. Norman, Sebastian T. Ventrone
-
Patent number: 6614316Abstract: A frequency synthesizer includes a charge pump, a fractional integration counter that alters the integrated current of the charge pump, a phase frequency detector, a proportional correction circuit, and a proportional multiplier that alters the value of the current correction output by the proportional correction circuit. The fractional integration counter alters the integrated current of the charge pump based upon a user-defined input, thereby permitting increased signal-to-noise ratio at the output of the charge pump. Similarly, the proportional multiplier alters the value of the proportional current correction based upon user-defined input, thereby modifying loop dynamics within the frequency synthesizer.Type: GrantFiled: April 5, 2001Date of Patent: September 2, 2003Assignee: International Business Machines CorporationInventors: Charles J. Masenas, Anthony J. Perri, Troy A. Seman
-
Patent number: 6603416Abstract: A method and structure for calibrating an analog to digital converter comprises an input signal; a driver receiving the input signal, wherein the driver outputs a driver output signal; a flash circuit receiving the driver output signal, wherein the flash circuit outputs a comparison result equaling 2n−1 digital outputs; an encoding logic unit encoding the comparison result into n digital bits as an output signal; a calibration engine outputting a calibration input adjust signal, a reference adjust signal, a driver gain adjust signal, a driver offset adjust signal; and a calibration input circuit receiving the calibration input adjust signal, wherein the driver receives the driver gain adjust signal and the driver offset adjust signal, wherein the flash circuit receives the reference adjust signal, wherein the calibration engine receives n digital bits, and controls an operation of the driver or flash circuit based on the output signal.Type: GrantFiled: October 1, 2001Date of Patent: August 5, 2003Assignee: International Business Machines CorporationInventors: Charles J. Masenas, Chad E. Mitchell, Steven J. Tanghe, Sharon L. Von Bruns
-
Patent number: 6563388Abstract: A complementary metal oxide semiconductor PLL includes an input for receiving a reference frequency and a feedback loop for determining a phase error based on the reference frequency. The feedback loop includes a calibration DAC (amplifier with a digital gain control input) and a bandwidth DAC in series. The ICO controller is well known in control theory as a PI or proportional-integral controller. A proportional path supplies a proportional signal to the calibration amplifier and an integral path supplies an integral signal (a signal that is integrated in time) to the calibration amplifier.Type: GrantFiled: April 11, 2001Date of Patent: May 13, 2003Assignee: International Business Machines CorporationInventors: Charles J. Masenas, Troy A. Seman
-
Publication number: 20030063020Abstract: A method and structure for calibrating an analog to digital converter comprises an input signal; a driver receiving the input signal, wherein the driver outputs a driver output signal; a flash circuit receiving the driver output signal, wherein the flash circuit outputs a comparison result equaling 2n−1 digital outputs; an encoding logic unit encoding the comparison result into n digital bits as an output signal; a calibration engine outputting a calibration input adjust signal, a reference adjust signal, a driver gain adjust signal, a driver offset adjust signal; and a calibration input circuit receiving the calibration input adjust signal, wherein the driver receives the driver gain adjust signal and the driver offset adjust signal, wherein the flash circuit receives the reference adjust signal, wherein the calibration engine receives n digital bits, and controls an operation of the driver or flash circuit based on the output signal.Type: ApplicationFiled: October 1, 2001Publication date: April 3, 2003Inventors: Charles J. Masenas, Chad E. Mitchell, Steven J. Tanghe, Sharon L. Von Bruns
-
Patent number: 6525615Abstract: The present invention provides an improved method and apparatus for independently controlling phase and frequency using an oscillator having a plurality of stages in combination with a phase selector within a digitally controlled phase-locked loop, preferably, a read phase locked loop. The present invention provides a digitally controlled variable phase of the read timing loop in read channel integrated circuits associated with data storage devices. The phase selector has a digitally controlled fine interpolator with 12 states for further fine interpolation between at least two multiplexer phase outputs to provide a single phase output selected from a range comprising at least 2&pgr; in selectable variable phase increments of 2&pgr;/96 radian. The combined oscillator with the phase selector within a phase locked loop controls phase by exact fractional increments of equally space phases of the operating frequency within the phase locked loop, therein controlling phase at all operating frequencies.Type: GrantFiled: July 14, 2000Date of Patent: February 25, 2003Assignee: International Business Machines CorporationInventors: Charles J. Masenas, Troy A. Seman
-
Publication number: 20020175768Abstract: A complementary metal oxide semiconductor PLL includes an input for receiving a reference frequency and a feedback loop for determining a phase error based on the reference frequency. The feedback loop includes a calibration DAC (amplifier with a digital gain control input) and a bandwidth DAC in series. The ICO controller is well known in control theory as a PI or proportional-integral controller. A proportional path supplies a proportional signal to the calibration amplifier and an integral path supplies an integral signal (a signal that is integrated in time) to the calibration amplifier.Type: ApplicationFiled: April 11, 2001Publication date: November 28, 2002Applicant: International Business Machines CorporationInventors: Charles J. Masenas, Troy A. Seman
-
Publication number: 20020145473Abstract: A frequency synthesizer includes a charge pump, a fractional integration counter that alters the integrated current of the charge pump, a phase frequency detector, a proportional correction circuit, and a proportional multiplier that alters the value of the current correction output by the proportional correction circuit. The fractional integration counter alters the integrated current of the charge pump based upon a user-defined input, thereby permitting increased signal-to-noise ratio at the output of the charge pump. Similarly, the proportional multiplier alters the value of the proportional current correction based upon user-defined input, thereby modifying loop dynamics within the frequency synthesizer.Type: ApplicationFiled: April 5, 2001Publication date: October 10, 2002Inventors: Charles J. Masenas, Anthony J. Perri, Troy A. Seman
-
Patent number: 6198339Abstract: A switched capacitor current reference circuit with improved tolerance. Additional optional devices maintain an output in the absence or loss of an input frequency.Type: GrantFiled: September 17, 1996Date of Patent: March 6, 2001Assignee: International Business Machines CorporationInventors: John E. Gersbach, Charles J. Masenas
-
Patent number: 6185057Abstract: An H-driver circuit is provided that has a mechanism for selectively reducing one or more RC time constants within the H-driver circuit. Selectively reducing one or more RC time constants within the H-driver circuit reduces the turn-ON time of one or more of the H-driver circuit's pull-up transistors, and increases the speed of the H-driver circuit with little increase in power consumption. Each RC time constant preferably is selectively reduced via a feedback path between an output terminal of the H-driver circuit and a resistance reducer operatively coupled to the pull-up transistor whose turn-ON time is to be reduced. Preferably the resistance reducer comprises a transistor, more preferably a MOSFET and most preferably a p-channel MOSFET.Type: GrantFiled: October 21, 1998Date of Patent: February 6, 2001Assignee: International Business Machines CorporationInventor: Charles J. Masenas
-
Patent number: 6011423Abstract: A voltage boosting circuit for an "H-driver," providing for each "pull-up" switch in the H-driver a switching shunt that charges a capacitor from a supply voltage when the "pull-up" switch is open and couples the capacitor directly to the write head when the "pull-up" switch is closed. The side of the capacitor which is not directly coupled to the write head is coupled to the data signal (or its inverse, in the case of the capacitor for the otherwise identical circuit serving the parallel half of the "H-driver") through a buffer which sets the voltage at the signal level (or its inverse), thereby dumping the charge to the write head and elevating the voltage of the write head significantly above the supply voltage. The identical circuit serving the parallel half of the "H-driver" similarly boosts the negative going transition voltage.Type: GrantFiled: May 23, 1997Date of Patent: January 4, 2000Assignee: International Business Machines CorporationInventors: Arnold E. Baizley, Anthony R. Bonaccio, Charles J. Masenas, Steven J. Tanghe