Patents by Inventor Charles L. Arvin
Charles L. Arvin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10955439Abstract: A method of treating a material on a probe is provided. The method includes the steps of immersing a probe tip into a first fluid, wherein the probe tip includes one or more oxidized metallic fragments on a surface of the probe tip; polarizing the probe tip, through a counter electrode, with a negative current to reduce the one or more oxidized metallic fragments to one or more substantially unoxidized metallic fragments; removing the probe tip from the first fluid; immersing the probe in a second fluid, wherein the second fluid is a complexer for the one or more substantially unoxidized metallic fragments; and polarizing the probe tip with a positive current, through the counter electrode, wherein the positive current oxidizes the one or more substantially unoxidized metallic fragments.Type: GrantFiled: March 12, 2019Date of Patent: March 23, 2021Assignee: International Business Machines CorporationInventors: Charles L. Arvin, David M. Audette, Grant Wagner
-
Patent number: 10950573Abstract: Disclosed are interconnects in which one substrate having a high melting temperature, lead-free solder column is joined to a second substrate having openings filled with a low melting temperature, lead-free solder such that the high melting temperature, lead-free solder column penetrates into the low melting temperature, lead-free solder so as to obtain a short moment arm of solder.Type: GrantFiled: March 19, 2019Date of Patent: March 16, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Clement J. Fortin, Christopher D. Muzzy, Krishna R. Tunga, Thomas Weiss
-
Publication number: 20210074599Abstract: An electronic system includes two integrated circuit (IC) packages that are connected by a package to package (PP) connector. The PP connector may include cabling between a first cabling connector and a second cabling connector. The first cabling connector may be seated to a first carrier connector upon a first IC device carrier of the first IC device package. The second cabling connector may be seated to a second carrier connector upon a second IC device carrier of the second IC device package. The electronic system may further include a heat sink connected to the IC packages, to the first cabling connector, and to the second cabling connector. An IC device may route I/O data through the PP connector, effectively increasing the number of I/O routes.Type: ApplicationFiled: September 6, 2019Publication date: March 11, 2021Inventors: Charles L. Arvin, Richard F. Indyk, Bhupender Singh, Jon A. Casey, Shidong Li
-
Publication number: 20210057341Abstract: A module including a first semiconductor device, a second semiconductor device, a bridge support structure and a base substrate. The semiconductor devices each having first bonding pads having a first solder joined with the base substrate and the semiconductor devices each having second and third bonding pads joined to second and third bonding pads on the bridge support structure by a second solder and a third solder, respectively, on the second and third bonding pads; the semiconductor devices positioned adjacent to each other such that the bridge support structure joins to both of the semiconductor devices by the second and third solders wherein the third bonding pads are larger than the second bonding pads and the third bonding pads are at a larger pitch than the second bonding pads.Type: ApplicationFiled: August 21, 2019Publication date: February 25, 2021Inventors: Charles L. Arvin, Karen P. McLaughlin, Brian W. Quinlan, Thomas Weiss
-
Patent number: 10916507Abstract: A multiple chip carrier assembly including a carrier having a first surface and a second surface is attached to a plurality of chips is described. The plurality of chips include a first chip and a second chip. Each of the chips has first surface with a first set of solder balls for connecting to a package and a second set of solder balls for connecting to a high signal density bridge element. A second surface of each chip is bonded to the first surface of the carrier. A package has a first surface which is connected to the first sets of solder balls of the first and second chips. A high signal density bridge element having high signal density wiring on one or more layers is connected to the second sets of solder balls of the first and second chips. The bridge element is disposed between the first surface of the package and the first surfaces of the first and second chips.Type: GrantFiled: December 4, 2018Date of Patent: February 9, 2021Assignee: International Business Machines CorporationInventors: Charles L Arvin, Brian W Quinlan, Steve Ostrander, Thomas Weiss, Mark W Kapfhammer, Shidong Li
-
Publication number: 20210028079Abstract: An IC device package includes a carrier, one or more IC devices and a lid. The lid includes a lid-ridge. The lid is connected to the carrier by connecting the lid-ridge to the carrier with first nano particle metallic paste, prior to connecting the IC device to the carrier. Subsequent to connecting the IC device to the carrier, the lid is connected to the lid-ridge with second nano particle metallic paste. The nano particle metallic paste may be sintered to form a metallic connection. In multi-IC device packages, the lid-ridge may be positioned between the lid and the carrier and between the IC devices.Type: ApplicationFiled: July 23, 2019Publication date: January 28, 2021Inventors: Charles L. Arvin, Kevin Drummond, Luca Del Carro, Thomas Brunschwiler, Stephanie Allard, Kenneth C. Marston, Marcus E. Interrante
-
Patent number: 10895017Abstract: Plating bath and well structures and methods are described to stop the organic compounds present in plating reservoir wells or bath solution from rising, i.e., climbing up the reservoir wall. An electroplating apparatus includes a vessel holding a liquid solution including metal plating material and an organic species, and a method of operating an electroplating apparatus. The apparatus is designed with plating bath and structures and methods to stop the organic compounds present in plating reservoir wells or bath solution from rising, i.e., climbing or wicking up the inner surfaces of reservoir walls, and to wash them back down on a continuous or cyclical basis in order to maintain a concentration of organic compounds in the plating solution within upper and lower specification limits.Type: GrantFiled: August 22, 2018Date of Patent: January 19, 2021Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Glen N. Biggs, Phillip W. Palmatier, Joseph C. Sorbello, Tracy A. Tong, Freddie Torres
-
Patent number: 10892249Abstract: An integrated circuit (IC) chip carrier includes one or more memory devices therein. The memory is integrated into the carrier prior to the IC chip being connected to the carrier. Therefore, the IC chip may be connected to the memory at the same time as the IC chip is connected to the carrier. Because the memory is integrated into the IC chip carrier, prior to the IC chip being attached thereto, reliability concerns that result from attaching the memory to the IC chip carrier affect the IC chip carrier and do not affect the yield of the relatively more expensive IC chip.Type: GrantFiled: May 31, 2019Date of Patent: January 12, 2021Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Brian M. Erwin, Mark W. Kapfhammer, Brian W. Quinlan, Charles L. Reynolds, Thomas Weiss
-
Patent number: 10840214Abstract: An integrated circuit (IC) chip carrier includes one or more memory devices therein. The memory is integrated into the carrier prior to the IC chip being connected to the carrier. Therefore, the IC chip may be connected to the memory at the same time as the IC chip is connected to the carrier. An access instruction may be sent from the IC chip to the memory through a wiring line of the IC chip carrier. Power potential may be sent from a system board to the memory through a vertical interconnect access (VIA). Alternatively, an access instruction may be sent from a first IC chip to the memory and power potential may be sent from a second IC chip to the memory.Type: GrantFiled: August 21, 2019Date of Patent: November 17, 2020Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Brian M. Erwin, Mark W. Kapfhammer, Brian W. Quinlan, Charles L. Reynolds, Thomas Weiss
-
Publication number: 20200357737Abstract: An integrated circuit package includes a substrate, a flip chip die, and a capacitor. The flip chip die is attached to the substrate via die-to-substrate interconnects. The capacitor is attached to the flip chip die via capacitor-to-die interconnects so that the capacitor occupies a region between the flip chip die and the substrate. Such placement of the capacitor on a flip chip die has the advantage of reducing the distance between the capacitor and its core, thereby reducing unwanted line inductance and series resistance effects. Integrated circuit performance is thereby enhanced.Type: ApplicationFiled: May 7, 2019Publication date: November 12, 2020Inventors: Charles L. Arvin, Bhupender Singh, Mark Kapfhammer, Brian W. Quinlan, Sylvain Pharand
-
Patent number: 10832987Abstract: A method of managing thermal warpage of a laminate which includes: assembling a stiffener and an adhesive on the laminate, the stiffener being a material that has a higher modulus of elasticity than the laminate; applying a force to deform the laminate a predetermined amount; heating the laminate, stiffener and adhesive to a predetermined temperature at which the adhesive cures to bond the stiffener to the laminate; cooling the laminate, stiffener and adhesive to a temperature below the predetermined temperature, the laminate maintaining its deformed shape.Type: GrantFiled: March 24, 2018Date of Patent: November 10, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Marcus E. Interrante, Thomas E. Lombardi, Hilton T. Toy, Krishna R. Tunga, Thomas Weiss
-
Patent number: 10833051Abstract: Place a first semiconductor chip onto an alignment carrier with protrusions of the semiconductor chip inserted into corresponding cavities of the alignment carrier, so that the protrusions and cavities locate the semiconductor chip with interconnect contacts overlying a window that is formed through the alignment carrier. Place a second semiconductor chip onto the alignment carrier with protrusions of the second semiconductor chip inserted into cavities of the alignment carrier, so that the protrusions and cavities locate the second semiconductor chip with interconnect contacts of the second semiconductor chip adjacent to the interconnect contacts of the first semiconductor chip and overlying the window. Fasten the semiconductor chips to the alignment carrier. Touch contacts of a interconnect bridge against the interconnect contacts of the first and second semiconductor chips by putting the interconnect bridge through the window.Type: GrantFiled: January 24, 2019Date of Patent: November 10, 2020Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Thomas Weiss, Thomas Anthony Wassick, Steve Ostrander
-
Patent number: 10818623Abstract: Embodiments are directed to a method of forming a semiconductor chip package and resulting structures having a mixed under-bump metallization (UBM) size and pitch on a single die. A first set of UBMs having a first total plateable surface area is formed on a first region of a die. A second set of UBMs having an equal total plateable surface area is formed on a second region of the die. A solder bump having a calculated solder height is applied to a plateable surface of each UBM. The solder height is calculated such that a volume of solder in the first region is equal to a volume of solder in the second region.Type: GrantFiled: September 21, 2017Date of Patent: October 27, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Christopher D. Muzzy
-
Patent number: 10804204Abstract: Multi-chip package structures and methods for constructing multi-chip package structures are provided, which utilize chip interconnection bridge devices that are designed to provide high interconnect density between adjacent chips (or dies) in the package structure, as well as provide vertical power distribution traces through the chip interconnection bridge device to supply power (and ground) connections from a package substrate to the chips connected to the chip interconnection bridge device.Type: GrantFiled: August 28, 2019Date of Patent: October 13, 2020Assignee: International Business Machines CorporationInventors: Joshua Rubin, Lawrence A. Clevenger, Charles L. Arvin
-
Patent number: 10804241Abstract: A semiconductor structure which includes a first semiconductor substrate having a first plurality of copper connectors; a second semiconductor substrate having a second plurality of copper connectors; and a joining structure joining the first plurality of copper connectors to the second plurality of copper connectors, the joining structure including a copper intermetallic mesh having pores filled with silver.Type: GrantFiled: November 25, 2019Date of Patent: October 13, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Christopher D. Muzzy
-
Publication number: 20200312812Abstract: A multi-die integrated circuit device and a method of fabricating the multi-die integrated circuit device involve a substrate. Two or more dice include components that implement functionality of the multi-die integrated circuit. The components include logic gates. The multi-die integrated circuit device also includes a spacer disposed between the substrate and each of the two or more dice. Each of the two or more dice makes direct electrical contact with the substrate without making direct electrical contact with the spacer through holes in the spacer.Type: ApplicationFiled: March 29, 2019Publication date: October 1, 2020Inventors: Charles L. Arvin, Bhupender Singh, Richard Francis Indyk, Steve Ostrander, Thomas Weiss, Mark Kapfhammer
-
Patent number: 10790253Abstract: A pillar-type connection includes a first conductive layer that includes a hollow core. A second conductive layer is connected to the first conductive layer defining a conductive pillar that includes a top surface defining a recess aligned with the hollow core.Type: GrantFiled: September 19, 2019Date of Patent: September 29, 2020Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter
-
Publication number: 20200303339Abstract: Disclosed are interconnects in which one substrate having a high melting temperature, lead-free solder column is joined to a second substrate having openings filled with a low melting temperature, lead-free solder such that the high melting temperature, lead-free solder column penetrates into the low melting temperature, lead-free solder so as to obtain a short moment arm of solder.Type: ApplicationFiled: March 19, 2019Publication date: September 24, 2020Inventors: CHARLES L. ARVIN, Clement J. Fortin, Christopher D. Muzzy, Krishna R. Tunga, Thomas Weiss
-
Publication number: 20200294946Abstract: A finned contact of an IC device may be utilized to electrically connect the IC device to external circuitry. The finned contact may be fabricated by forming a base upon the IC device and subsequently forming two or more fins upon the base. Each fin may be formed of the same and/or different material(s) as the base. Each fin may include layer(s) of one or materials. The fins may be located upon the base inset from the sidewall(s) of the base. The fins may be arranged as separated ring portions that are concentric with the base. The fins may drive current into the external circuitry connected thereto. Solder may be drawn towards the center of the base within an inner void that is internal to the fins, thereby limiting the likelihood of solder bridging with a neighboring contact.Type: ApplicationFiled: March 14, 2019Publication date: September 17, 2020Inventors: Charles L. Arvin, Brian M. Erwin, Clement J. Fortin, Chris Muzzy
-
Publication number: 20200292577Abstract: A method of treating a material on a probe is provided. The method includes the steps of immersing a probe tip into a first fluid, wherein the probe tip includes one or more oxidized metallic fragments on a surface of the probe tip; polarizing the probe tip, through a counter electrode, with a negative current to reduce the one or more oxidized metallic fragments to one or more substantially unoxidized metallic fragments; removing the probe tip from the first fluid; immersing the probe in a second fluid, wherein the second fluid is a complexer for the one or more substantially unoxidized metallic fragments; and polarizing the probe tip with a positive current, through the counter electrode, wherein the positive current oxidizes the one or more substantially unoxidized metallic fragments.Type: ApplicationFiled: March 12, 2019Publication date: September 17, 2020Inventors: Charles L. Arvin, David M. Audette, Grant Wagner