Patents by Inventor Charles W. Griffin
Charles W. Griffin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9851398Abstract: Various particular embodiments include a via testing structure, including: a first terminal coupled to a first set of sensing lines in a top level of the structure; a second terminal coupled to a second set of sensing lines in the top level of the structure, wherein first set of sensing lines and the second set of sensing lines are disposed in a comb arrangement; a third terminal coupled to a third set of sensing lines in a bottom level of the structure; and a plurality of vias electrically coupling the second set of sensing lines in the top level of the structure to the third set of sensing lines in the bottom level of the structure, each via having a via top and a via bottom.Type: GrantFiled: March 30, 2015Date of Patent: December 26, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Fen Chen, Roger A. Dufresne, Charles W. Griffin, Kevin W. Kolvenbach
-
Patent number: 9780031Abstract: Wiring structures with dummy metal features and methods of manufacture are disclosed. A structure includes a metal wiring structure, and dummy metal features in electrical and direct physical contact with the metal wiring structure in a same plane as the metal wiring structure. The dummy metal features do not change a resistance of the metal wiring structure and are remote from other structures.Type: GrantFiled: September 4, 2014Date of Patent: October 3, 2017Assignee: GLOBALFOUDRIES INC.Inventors: Fen Chen, Cathryn J. Christiansen, Roger A. Dufresne, Charles W. Griffin
-
Publication number: 20160291084Abstract: Various particular embodiments include a via testing structure, including: a first terminal coupled to a first set of sensing lines in a top level of the structure; a second terminal coupled to a second set of sensing lines in the top level of the structure, wherein first set of sensing lines and the second set of sensing lines are disposed in a comb arrangement; a third terminal coupled to a third set of sensing lines in a bottom level of the structure; and a plurality of vias electrically coupling the second set of sensing lines in the top level of the structure to the third set of sensing lines in the bottom level of the structure, each via having a via top and a via bottom.Type: ApplicationFiled: March 30, 2015Publication date: October 6, 2016Inventors: Fen Chen, Roger A. Dufresne, Charles W. Griffin, Kevin W. Kolvenbach
-
Publication number: 20160071790Abstract: Wiring structures with dummy metal features and methods of manufacture are disclosed. A structure includes a metal wiring structure, and dummy metal features in electrical and direct physical contact with the metal wiring structure in a same plane as the metal wiring structure. The dummy metal features do not change a resistance of the metal wiring structure and are remote from other structures.Type: ApplicationFiled: September 4, 2014Publication date: March 10, 2016Inventors: Fen CHEN, Cathryn J. CHRISTIANSEN, Roger A. DUFRESNE, Charles W. GRIFFIN
-
Publication number: 20150262911Abstract: A through silicon via (TSV), method and 3D integrated circuit are disclosed. The TSV extends through a substrate to a back side of the substrate and includes a body including a first metal for coupling to an interconnect on a front side of the substrate. A dielectric collar insulates the body from the substrate. The TSV also includes an end cap coupled to the body on the back side of the substrate, the end cap including a second metal that is different than the first metal. The end cap acts as a grinding stop indicator during back side grinding for 3D integration processing, preventing damage to the dielectric collar and first metal (e.g., copper) contamination of the substrate.Type: ApplicationFiled: March 14, 2014Publication date: September 17, 2015Applicant: International Business Machines CorporationInventors: Fen Chen, Jeffrey P. Gambino, Charles W. Griffin, Zhong-Xiang He, Anthony K. Stamper
-
Publication number: 20120054071Abstract: A system and associated method for optimizing process of a purchase order of a Learning Management System (LMS) course for at least one student. The method creates a course data file from a course record stored in a database, and an order data file from an applicant order for a purchase of the LMS course. The course record and the applicant order are associated via a sale course code that represents specifics of the purchase of the LMS course. A quantity of the applicant order indicates a number of students for whom the LMS course purchased. If the quantity is greater than one, an access code is created for an interactive enrollment by each student in the applicant order. Even if the quantity is one, when a student e-mail address is not provided, the access code is produced to enable the individual student to interactively enroll in the LMS course.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: CHARLES W. GRIFFIN, MARLA A. HADDON
-
Publication number: 20120054118Abstract: A system and associated method for automatically registering at least one applicant for a respective Learning Management System (LMS) course. The method creates a course data file from a course record stored in a database, and an order data file from an applicant order for a purchase of a LMS course. The course record and the applicant order are associated via a sale course code that represents specifics of the purchase of the LMS course. The method enrolls an individual student in the LMS course identified in the applicant order by registering the individual student with a corresponding user record in the database and updates transaction logs in the database according to a result of the enrollment.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: CHARLES W. GRIFFIN, MARLA A. HADDON
-
Patent number: 7927105Abstract: Method for prescriptive learning. The method includes providing a user independent hierarchy of competencies, competency characteristics and assessments with associated rules that identify learning activities and identifying a user specific path through the hierarchy for a selected competency and competency characteristic based on the hierarchy, scoring of at least one question associated with at least one assessment associated with the selected competency characteristic. The rules and user specific information provide a user specific identification of learning activities.Type: GrantFiled: September 2, 2004Date of Patent: April 19, 2011Assignee: International Business Machines IncorporatedInventors: Charles W. Griffin, Marla A. Haddon, Biao Luo, John R. Malpass, Benjamin J. Montello
-
Patent number: 7560950Abstract: A test chip module for testing the integrity of the flp chip solder ball interconnections between chip and substrate. The interconnections, are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.Type: GrantFiled: December 12, 2007Date of Patent: July 14, 2009Assignee: International Business Machines CorporationInventors: Jason E. Blanchet, James V. Crain, Jr., Charles W. Griffin, David B. Stone, Robert F. White
-
Patent number: 7348792Abstract: A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.Type: GrantFiled: July 21, 2006Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventors: Jason E. Blanchet, James V. Crain, Jr., Charles W. Griffin, David B. Stone, Robert F. White
-
Patent number: 7102377Abstract: A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.Type: GrantFiled: June 23, 2005Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Jason E. Blanchet, James V. Crain, Jr., Charles W. Griffin, David B. Stone, Robert F. White