Patents by Inventor Chen-Teng Fan
Chen-Teng Fan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7467365Abstract: This invention discloses a method for sanity checking integrated circuit (IC) designs based on one or more predefined sub-circuits with at least one predefined checking criteria, the method comprising automatically reading one or more netlists, identifying one or more sub-circuits in the netlists isomorphic to at least one of predefined sub-circuits, identifying one or more device parameters for sanity checking the identified sub-circuits, and comparing the identified device parameters against the predefined checking criteria.Type: GrantFiled: September 14, 2006Date of Patent: December 16, 2008Assignee: Taiwan Semiconductor Manufacturing Co.Inventors: George H. Chang, Yi-Kan Cheng, Chen-Teng Fan, Chen-Lin Yang, Yung-Chin Hou, Chu-Ping James Wang
-
Publication number: 20080072191Abstract: This invention discloses a method for sanity checking integrated circuit (IC) designs based on one or more predefined sub-circuits with at least one predefined checking criteria, the method comprising automatically reading one or more netlists, identifying one or more sub-circuits in the netlists isomorphic to at least one of predefined sub-circuits, identifying one or more device parameters for sanity checking the identified sub-circuits, and comparing the identified device parameters against the predefined checking criteria.Type: ApplicationFiled: September 14, 2006Publication date: March 20, 2008Inventors: George H. Chang, Yi-Kan Cheng, Chen-Teng Fan, Chen-Lin Yang, Yung-Chin Hou, Chu-Ping James Wang
-
Patent number: 7165232Abstract: An I/O circuit placement method. In the I/O circuit placement method, at least two rows of I/O circuits are placed on a first side of the chip, and each I/O circuit has a head section and a tail section. The placement direction of the head section and the tail section is perpendicular to the placement direction of the I/O circuits in the rows. The semiconductor further has a core circuit disposed on the chip, wherein the rows of I/O circuits are disposed outside the core circuit and are at the periphery of the chip. Due to the I/O circuit placement in the semiconductor device, the present invention reduces the area of the semiconductor chip and fabrication cost.Type: GrantFiled: December 11, 2003Date of Patent: January 16, 2007Assignee: Faraday Technology Corp.Inventors: Wang-Jin Chen, Chen-Teng Fan, Cheng-I Huang, Ya-Yun Liu
-
Patent number: 6978411Abstract: A memory test system for peak power reduction. The memory test system includes a plurality of memories, a plurality of memory built-in self-test circuits and a plurality of delay units. Each of the memory built-in self-test circuits comprises a built-in self-test controller for receiving a clock signal and producing a plurality of required control signals to test one of the memories. Each of the delay units is coupled between two adjacent built-in self-test controllers. The clock signal input to one of the built-in self-test controllers is received by the delay unit to produce a delayed clock signal, and the delay unit outputs the delayed clock signal to the other.Type: GrantFiled: October 8, 2002Date of Patent: December 20, 2005Assignee: Faraday Technology Corp.Inventors: Cheng-I Huang, Chen-Teng Fan, Wang-Jin Chen, Jyh-Herny Wang
-
Publication number: 20050127405Abstract: An I/O circuit placement method. In the I/O circuit placement method, at least two rows of I/O circuits are placed on a first side of the chip, and each I/O circuit has a head section and a tail section. The placement direction of the head section and the tail section is perpendicular to the placement direction of the I/O circuits in the rows. The semiconductor further has a core circuit disposed on the chip, wherein the rows of I/O circuits are disposed outside the core circuit and are at the periphery of the chip. Due to the I/O circuit placement in the semiconductor device, the present invention reduces the area of the semiconductor chip and fabrication cost.Type: ApplicationFiled: December 11, 2003Publication date: June 16, 2005Inventors: Wang-Jin Chen, Chen-Teng Fan, Cheng-I Huang, Ya-Yun Liu
-
Patent number: 6895540Abstract: A mux scan cell includes a multiplexer having a first input node for receiving raw data, a second input node for receiving test data, an output node, a selection node, and a delay circuit electrically connected between the second input node and the output node for prolonging a traveling time which the test data takes to travel from the second input node to the output node. The mux scan cell also includes a flip-flop connected to the multiplexer. With the delay circuit, the traveling time of the test data is prolonged such that the traveling time which the test data takes to travel from the second input node to the output node simulates a sum of a traveling time in which the raw data travels through a combinational logic and a traveling time in which the raw data travels from the first input node to the output node.Type: GrantFiled: July 18, 2002Date of Patent: May 17, 2005Assignee: Faraday Technology Corp.Inventors: Wang-Jin Chen, Chen-Teng Fan, Cheng-I Huang
-
Publication number: 20040216062Abstract: A method of forecasting a unit capacitance of a chip having a plurality of layers. Each layer includes a predetermined layout of metal lines. First, layout design parameters of the predetermined layout are obtained before forming the chip, such as number of layout layers, metal line width of each layout layer, distance between each metal line and the ratio of metal lines to routing channels. Next, a testing interconnection according to the layout design parameters is generated. Finally, the unit capacitance is obtained by a predetermined capacitance extraction tool according to the testing interconnection.Type: ApplicationFiled: April 25, 2003Publication date: October 28, 2004Inventor: Chen-Teng Fan
-
Publication number: 20040068684Abstract: A memory test system for peak power reduction. The memory test system includes a plurality of memories, a plurality of memory built-in self-test circuits and a plurality of delay units. Each of the memory built-in self-test circuits comprises a built-in self-test controller for receiving a clock signal and producing a plurality of required control signals to test one of the memories. Each of the delay units is coupled between two adjacent built-in self-test controllers. The clock signal input to one of the built-in self-test controllers is received by the delay unit to produce a delayed clock signal, and the delay unit outputs the delayed clock signal to the other.Type: ApplicationFiled: October 8, 2002Publication date: April 8, 2004Inventors: Cheng-I Huang, Chen-Teng Fan, Wang-Jin Chen, Jyh-Herny Wang
-
Publication number: 20040015759Abstract: A mux scan cell includes a multiplexer having a first input node for receiving raw data, a second input node for receiving test data, an output node, a selection node, and a delay circuit electrically connected between the second input node and the output node for prolonging a traveling time which the test data takes to travel from the second input node to the output node. The mux scan cell also includes a flip-flop connected to the multiplexer. With the delay circuit, the traveling time of the test data is prolonged such that the traveling time which the test data takes to travel from the second input node to the output node simulates a sum of a traveling time in which the raw data travels through a combinational logic and a traveling time in which the raw data travels from the first input node to the output node.Type: ApplicationFiled: July 18, 2002Publication date: January 22, 2004Inventors: Wang-Jin Chen, Chen-Teng Fan, Cheng-I Huang
-
Patent number: 6404222Abstract: A silicon chip capacitance measurement circuit including three pairs of completely matched MOS transistors divided into two symmetrical circuits. Capacitance of a capacitor within the silicon chip is measured using the difference in average charging current flowing from the measurement circuit via a left and a right capacitor. A power supply provides a constant voltage source to the measurement circuit. A current measuring device measures the current flowing from the power supply to the measurement circuit. A signal generator provides a group of three-phase non-overlapping signals to the measurement circuit. The capacitance measurement circuit is able to limit measurement error due to the return of different size negative currents leading to the transient switching of MOS transistors in the current measurement device so that accuracy of capacitance measurement improves.Type: GrantFiled: August 2, 2000Date of Patent: June 11, 2002Assignee: Faraday Technology Corp.Inventors: Chen-Teng Fan, Jyh-Herng Wang
-
Patent number: 6380788Abstract: A clock architecture including a clock source, a multi-phase clock signal generator, a control bus, a number of clock signal lines, and at least one circuit block. The clock source generates a global clock signal, which is then transferred to the multi-phase clock signal generator connected to the clock source. Upon receipt of global clock signal, the multi-phase clock signal generator, which is connected to a control bus, generates clock signals of different phases according to the signals from the control bus. Each of the clock signal branches transfers one of the clock signals of different phases, wherein each of the clock signal branches is individually connected to the circuit block through an electrical switch. Only one switch is at an on state at one time, so that the clock signal of a corresponding phase is transferred to the circuit block. The driving forces applied on the clock buffer connected to the clock source and the clock buffers on the branches are adjustable for reducing clock skew.Type: GrantFiled: May 9, 2001Date of Patent: April 30, 2002Assignee: Faraday Technology Corp.Inventors: Chen-Teng Fan, Jyh-Herng Wang, Yu-Wen Tsai, Peng-Chuan Huang