Patents by Inventor Chen-Wei Pan
Chen-Wei Pan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240014323Abstract: A semiconductor device includes a substrate; a fin structure disposed over the substrate; a gate structure disposed over the substrate, wherein an extension direction of the fin structure intersects an extension direction of the gate structure; and a first well disposed under the gate structure, corresponding to an emitter region of the semiconductor device, and having a first conductivity type, wherein the first well is adjacent to a well block layer, and the well block layer is disposed under the gate structure in the emitter region; wherein the well block layer has a first doping concentration of a well implant, the first well has a second doping concentration of the well implant, and the first doping concentration is less than the second doping concentration.Type: ApplicationFiled: September 6, 2022Publication date: January 11, 2024Inventors: Chen-Wei PAN, Sheng CHO
-
Publication number: 20230386920Abstract: A method of forming a semiconductor device includes providing a device having a gate stack with a metal gate layer and a spacer layer disposed on a sidewall of the gate stack. In some embodiments, the method further includes performing an etch-back process to the metal gate layer to form an opening over the gate stack. In various examples, the method further includes performing a plasma treatment process to modify a profile of the opening. In some cases, the method further includes forming a HM layer over the metal gate layer and within the opening having the modified profile.Type: ApplicationFiled: May 26, 2022Publication date: November 30, 2023Inventors: Chih-Lun LU, Jih-Sheng YANG, Chen-Wei PAN, Chih-Teng LIAO
-
Publication number: 20230378327Abstract: In a method of manufacturing a semiconductor device, a fin structure protruding from an isolation insulating layer disposed over a substrate is formed, a sacrificial gate dielectric layer is formed over the fin structure, a polysilicon layer is formed over the sacrificial gate dielectric layer, a mask pattern is formed over the polysilicon layer, and the polysilicon layer is patterned into a sacrificial gate electrode using the mask pattern as an etching mask. The sacrificial gate electrode has a narrow portion above a level of a top of the fin structure such that a width of the sacrificial gate electrode decreases, takes a local minimum, and then increases from the top of the fin structure.Type: ApplicationFiled: August 8, 2023Publication date: November 23, 2023Inventors: Chen-Wei PAN, Jen-Chih HSUEH, Li-Feng CHU, Chih-Teng LIAO
-
Patent number: 11824103Abstract: In a method of manufacturing a semiconductor device, a fin structure protruding from an isolation insulating layer disposed over a substrate is formed, a sacrificial gate dielectric layer is formed over the fin structure, a polysilicon layer is formed over the sacrificial gate dielectric layer, a mask pattern is formed over the polysilicon layer, and the polysilicon layer is patterned into a sacrificial gate electrode using the mask pattern as an etching mask. The sacrificial gate electrode has a narrow portion above a level of a top of the fin structure such that a width of the sacrificial gate electrode decreases, takes a local minimum, and then increases from the top of the fin structure.Type: GrantFiled: April 23, 2021Date of Patent: November 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Wei Pan, Jen-Chih Hsueh, Li-Feng Chu, Chih-Teng Liao
-
Publication number: 20230317827Abstract: Some embodiments provide a process of tunning sidewall profiles of gate openings prior to filling a replacement gate electrode layer therein to improve etching rate uniformity and stability during a subsequent gate electrode etch back process. Particularly, the profile sacrificial gate electrode is adjusted to be more straight profile rather than a bowl type profile, which reduces the seam void created in the replacement gate electrode during the replacement gate process. In some embodiments, tuning the profile of gate opening further includes performing a pullback etching process of the sidewall spacers prior to depositing gate dielectric layer and work function metal layer to achieve a wider opening for metal gate filling in the replacement gate process.Type: ApplicationFiled: August 18, 2022Publication date: October 5, 2023Inventors: Chi-Ming HUANG, Chun-I LIU, Yu-Li LIN, Chih-Lun LU, Chen-Wei PAN, Chih-Teng LIAO
-
Publication number: 20220406913Abstract: Embodiments include methods and devices which utilize dummy gate profiling to provide a profile of a dummy gate which has narrowing in the dummy gate. The narrowing causes a neck in the dummy gate. When the dummy gate is replaced in a gate replacement process, the necking provides control of an etch-back process. Space is provided between the replacement gate and a subsequently formed self-aligned contact.Type: ApplicationFiled: May 25, 2022Publication date: December 22, 2022Inventors: Hsiu-Ling Chen, Chih-Teng Liao, Jen-Chih Hsueh, Chen-Wei Pan, Yu-Li Lin
-
Publication number: 20220344497Abstract: In a method of manufacturing a semiconductor device, a fin structure protruding from an isolation insulating layer disposed over a substrate is formed, a sacrificial gate dielectric layer is formed over the fin structure, a polysilicon layer is formed over the sacrificial gate dielectric layer, a mask pattern is formed over the polysilicon layer, and the polysilicon layer is patterned into a sacrificial gate electrode using the mask pattern as an etching mask. The sacrificial gate electrode has a narrow portion above a level of a top of the fin structure such that a width of the sacrificial gate electrode decreases, takes a local minimum, and then increases from the top of the fin structure.Type: ApplicationFiled: April 23, 2021Publication date: October 27, 2022Inventors: Chen-Wei PAN, Jen-Chih HSUEH, Li-Feng CHU, Chih-Teng LIAO
-
Publication number: 20220216325Abstract: A method for fabricating a high electron mobility transistor (HEMT) includes the steps of: forming a buffer layer on a substrate; performing an in-situ doping process to form a first fluorine-containing layer on the buffer layer; forming a barrier layer on the first fluorine-containing layer; forming a second fluorine-containing layer on the barrier layer; forming a gate electrode on the second fluorine-containing layer; and forming a source electrode and a drain electrode adjacent to two sides of the gate electrode.Type: ApplicationFiled: February 1, 2021Publication date: July 7, 2022Inventors: Chun-Pin Fang, Chen-Wei Pan
-
Patent number: 10879361Abstract: A method for manufacturing a semiconductor structure including following steps is provided. A dielectric layer is formed on a substrate. A polysilicon layer is formed on the dielectric layer. Ion implantation processes are performed to the polysilicon layer by using a fluorine dopant. Implantation depths of the ion implantation processes are different. A fluorine dopant concentration of the ion implantation process with a deeper implantation depth is smaller than a fluorine dopant concentration of the ion implantation process with a shallower implantation depth. After the ion implantation processes, a thermal process is performed to the polysilicon layer.Type: GrantFiled: July 24, 2019Date of Patent: December 29, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chen-Wei Pan
-
Patent number: 10727324Abstract: A bipolar junction transistor includes: an emitter region; a base region; and a collector region, wherein each of the emitter region, the base region, and the collector region comprises fin-shaped structures. Preferably, the emitter region, the base region, and the collector region are disposed along a first direction and the fin-shaped structures are disposed along a second direction, in which the first direction is orthogonal to the second direction.Type: GrantFiled: May 7, 2019Date of Patent: July 28, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventors: Sheng Cho, Chen-Wei Pan
-
Patent number: 10665690Abstract: A gate-controlled bipolar junction transistor includes a substrate, an emitter region, a base region disposed on one side of the emitter region, and a collector region disposed on one side of the base region and being opposite to the emitter region. The emitter region includes first fin structures, first metal gates extending across the first fin structures, and an emitter contact plug on the first fin structures. A gate contact region is disposed between the emitter region and the base region. Each of the first metal gates includes an extended contact end portion protruding toward the base region. The extended contact end portion is disposed within the gate contact region. A gate contact is disposed on the extended contact end portion.Type: GrantFiled: October 17, 2018Date of Patent: May 26, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chen-Wei Pan, Sheng Cho
-
Patent number: 10629713Abstract: A method for fabricating bipolar junction transistor (BJT) includes the steps of: providing a substrate having an emitter region, a base region, and a collector region; performing a first implantation process to form a first well region in the base region; and performing a second implantation process to form a second well region in the emitter region. Preferably, the first well region and the second well region comprise different concentration.Type: GrantFiled: January 3, 2019Date of Patent: April 21, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chen-Wei Pan
-
Publication number: 20200105900Abstract: A gate-controlled bipolar junction transistor includes a substrate, an emitter region, a base region disposed on one side of the emitter region, and a collector region disposed on one side of the base region and being opposite to the emitter region. The emitter region includes first fin structures, first metal gates extending across the first fin structures, and an emitter contact plug on the first fin structures. A gate contact region is disposed between the emitter region and the base region. Each of the first metal gates includes an extended contact end portion protruding toward the base region. The extended contact end portion is disposed within the gate contact region. A gate contact is disposed on the extended contact end portion.Type: ApplicationFiled: October 17, 2018Publication date: April 2, 2020Inventors: Chen-Wei Pan, Sheng Cho
-
Publication number: 20190348507Abstract: A method for manufacturing a semiconductor structure including following steps is provided. A dielectric layer is formed on a substrate. A polysilicon layer is formed on the dielectric layer. Ion implantation processes are performed to the polysilicon layer by using a fluorine dopant. Implantation depths of the ion implantation processes are different. A fluorine dopant concentration of the ion implantation process with a deeper implantation depth is smaller than a fluorine dopant concentration of the ion implantation process with a shallower implantation depth. After the ion implantation processes, a thermal process is performed to the polysilicon layer.Type: ApplicationFiled: July 24, 2019Publication date: November 14, 2019Applicant: United Microelectronics Corp.Inventor: Chen-Wei Pan
-
Patent number: 10431674Abstract: A bipolar junction transistor preferably includes: an emitter region; a base region; and a collector region, in which an edge of the emitter region is aligned with an edge of the base region. Preferably, an edge of the base region is aligned with an edge of the collector region, the edge of the emitter region is aligned with the edges of the base region and the collector region, and the widths of the emitter region, the base region, and the collector region are equivalent. According to a top view of the bipolar junction transistor, each of the base region and the collector region includes a rectangle.Type: GrantFiled: June 6, 2017Date of Patent: October 1, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Sheng Cho, Chen-Wei Pan
-
Patent number: 10411100Abstract: A semiconductor structure including a substrate, a dielectric layer and a polysilicon layer is provided. The dielectric layer is disposed on the substrate. The polysilicon layer is disposed on the dielectric layer. A fluorine dopant concentration in the polysilicon layer presents Gaussian distributions from a top portion to a bottom portion of the polysilicon layer. Fluorine dopant peak concentrations of the Gaussian distributions are progressively decreased from the top portion to the bottom portion of the polysilicon layer.Type: GrantFiled: July 10, 2017Date of Patent: September 10, 2019Assignee: United Microelectronics Corp.Inventor: Chen-Wei Pan
-
Publication number: 20190267478Abstract: A bipolar junction transistor includes: an emitter region; a base region; and a collector region, wherein each of the emitter region, the base region, and the collector region comprises fin-shaped structures. Preferably, the emitter region, the base region, and the collector region are disposed along a first direction and the fin-shaped structures are disposed along a second direction, in which the first direction is orthogonal to the second direction.Type: ApplicationFiled: May 7, 2019Publication date: August 29, 2019Inventors: Sheng Cho, Chen-Wei Pan
-
Publication number: 20190140083Abstract: A method for fabricating bipolar junction transistor (BJT) includes the steps of: providing a substrate having an emitter region, a base region, and a collector region; performing a first implantation process to form a first well region in the base region; and performing a second implantation process to form a second well region in the emitter region. Preferably, the first well region and the second well region comprise different concentration.Type: ApplicationFiled: January 3, 2019Publication date: May 9, 2019Inventor: Chen-Wei Pan
-
Publication number: 20190067461Abstract: A method for fabricating bipolar junction transistor (BJT) includes the steps of: providing a substrate having an emitter region, a base region, and a collector region; performing a first implantation process to form a first well region in the base region; and performing a second implantation process to form a second well region in the emitter region. Preferably, the first well region and the second well region comprise different concentration.Type: ApplicationFiled: September 28, 2017Publication date: February 28, 2019Inventor: Chen-Wei Pan
-
Patent number: 10217853Abstract: A method for fabricating bipolar junction transistor (BJT) includes the steps of: providing a substrate having an emitter region, a base region, and a collector region; performing a first implantation process to form a first well region in the base region; and performing a second implantation process to form a second well region in the emitter region. Preferably, the first well region and the second well region comprise different concentration.Type: GrantFiled: September 28, 2017Date of Patent: February 26, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chen-Wei Pan