Patents by Inventor Cheng Chieh Lee
Cheng Chieh Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12009208Abstract: The present disclosure provides a semiconductor processing apparatus according to one embodiment. The semiconductor processing apparatus includes a chamber; a base station located in the chamber for supporting a semiconductor substrate; a preheating assembly surrounding the base station; a first heating element fixed relative to the base station and configured to direct heat to the semiconductor substrate; and a second heating element moveable relative to the base station and operable to direct heat to a portion of the semiconductor substrate.Type: GrantFiled: December 8, 2021Date of Patent: June 11, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih Yung Hung, Shahaji B. More, Chien-Feng Lin, Cheng-Han Lee, Shih-Chieh Chang, Ching-Lun Lai, Wei-Jen Lo
-
Publication number: 20240184195Abstract: In a method of manufacturing a photo mask, a resist layer is formed over a mask blank, which includes a mask substrate, a phase shift layer disposed on the mask substrate and a light blocking layer disposed on the phase shift layer. A resist pattern is formed by using a lithographic operation. The light blocking layer is patterned by using the resist pattern as an etching mask. The phase shift layer is patterned by using the patterned light blocking layer as an etching mask. A border region of the mask substrate is covered with an etching hard cover, while a pattern region of the mask substrate is opened. The patterned light blocking layer in the pattern region is patterned through the opening of the etching hard cover. A photo-etching operation is performed on the pattern region to remove residues of the light blocking layer.Type: ApplicationFiled: January 12, 2024Publication date: June 6, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Chieh TIEN, Cheng-Hsuen CHIANG, Chih-Ming CHEN, Cheng-Ming LIN, Yen-Wei HUANG, Hao-Ming CHANG, Kuo-Chin LIN, Kuan-Shien LEE
-
Patent number: 11990258Abstract: An over-current protection device includes first and second electrode layers and a PTC material layer laminated therebetween. The PTC material layer includes a polymer matrix, a conductive filler, and a titanium-containing dielectric filler. The polymer matrix has a fluoropolymer. The titanium-containing dielectric filler has a compound represented by a general formula of MTiO3, wherein the M represents transition metal or alkaline earth metal. The total volume of the PTC material layer is calculated as 100%, and the titanium-containing dielectric filler accounts to for 5-15% by volume of the PTC material layer.Type: GrantFiled: September 28, 2022Date of Patent: May 21, 2024Assignee: POLYTRONICS TECHNOLOGY CORP.Inventors: Hsiu-Che Yen, Yung-Hsien Chang, Cheng-Yu Tung, Chen-Nan Liu, Chia-Yuan Lee, Yu-Chieh Fu, Yao-Te Chang, Fu-Hua Chu
-
Publication number: 20240147658Abstract: A fan module and computing device with the fan module are disclosed. The fan module includes a handle configured to actuate between an operation state and a release state. The handle in the release state allows a user to vertically remove the fan module from its respective fan module slot and away from the bottom panel.Type: ApplicationFiled: January 11, 2023Publication date: May 2, 2024Inventors: Chao-Jung CHEN, Chih-Hsiang LEE, Wei-Pin CHEN, Jyue HOU, Cheng-Chieh WENG
-
Patent number: 11973127Abstract: Semiconductor structures and method for forming the same are provide. The semiconductor structure includes a fin structure protruding from a substrate and a gate structure formed across the fin structure. The semiconductor structure further includes an Arsenic-doped region formed in the fin structure and a source/drain structure formed over the Arsenic-doped region. In addition, a bottommost portion of the Arsenic-doped region is lower than a bottommost portion of the source/drain structure.Type: GrantFiled: November 4, 2020Date of Patent: April 30, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shahaji B. More, Shih-Chieh Chang, Cheng-Han Lee, Huai-Tei Yang
-
Patent number: 11960332Abstract: An electronic device including a hinge module, a first body, a second body, and a flexible display assembled to the first body and the second body is provided. Each of the first body and the second body is pivoted and slidably connected to the hinge module, and a cover of the hinge module is exposed out of the first body and the second body. The first body and the second body are rotated relatively via the hinge module to bend or flatten the flexible display, when the flexible display is bending from a flat state, a bending portion of the flexible display leans against the cover and pushes the cover away from the first body and the second body.Type: GrantFiled: November 30, 2022Date of Patent: April 16, 2024Assignee: Acer IncorporatedInventors: Yi-Ta Huang, Cheng-Nan Ling, Wu-Chen Lee, Wen-Chieh Tai, Kun-You Chuang
-
Patent number: 11935890Abstract: In a method for forming an integrated semiconductor device, a first inter-layer dielectric (ILD) layer is formed over a semiconductor device that includes a first transistor structure, a two-dimensional (2D) material layer is formed over and in contact with the first ILD layer, the 2D material layer is patterned to form a channel layer of a second transistor structure, a source electrode and a drain electrode of the second transistor structure are formed over the patterned 2D material layer and laterally spaced apart from each other, a gate dielectric layer of the second transistor structure is formed over the patterned 2D material layer, the source electrode and the drain electrode, and a gate electrode of the second transistor structure is formed over the gate dielectric layer and laterally between the source electrode and the drain electrode.Type: GrantFiled: April 11, 2022Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Yi Peng, Chun-Chieh Lu, Meng-Hsuan Hsiao, Ling-Yen Yeh, Carlos H. Diaz, Tung-Ying Lee
-
Patent number: 11918882Abstract: An interactive exercise apparatus for guiding a user to perform an exercise includes a display device and a detecting device. The display device is configured to display video imagery which shows an instructor image and at least one motion check image. The motion check image corresponds to a predetermined one of a plurality of body parts of the user, which has a motion guide track and a motion achievement evaluation. The detecting device is configured to detect displacement of the body parts. The motion guide track is displayed on a predetermined position of the video imagery with a predetermined track pattern, corresponding to a movement path of the predetermined body part when the user follows movements demonstrated by the instructor image to perform the exercise. The motion achievement evaluation indicates a matching degree determined according to the displacement of the predetermined body part detected by the detecting device.Type: GrantFiled: August 5, 2021Date of Patent: March 5, 2024Assignee: Johnson Health Tech Co., Ltd.Inventors: Hsin-Huang Chiang, Yu-Chieh Lee, Ning Chuang, Wei-Ting Weng, Cheng-Ho Yeh
-
Patent number: 11916314Abstract: A mobile device includes a housing, a first radiation element, a second radiation element, a third radiation element, a first switch element, and a second switch element. The first radiation element has a first feeding point. The second radiation element has a second feeding point. The first radiation element, the second radiation element, and the third radiation element are distributed over the housing. The first switch element is closed or open, so as to selectively couple the first radiation element to the third radiation element. The second switch element is closed or open, so as to selectively couple the second radiation element to the third radiation element. An antenna structure is formed by the first radiation element, the second radiation element, and the third radiation element.Type: GrantFiled: May 12, 2022Date of Patent: February 27, 2024Assignee: HTC CorporationInventors: Cheng-Hung Lin, Szu-Po Wang, Chia-Te Chien, Chun-Chieh Wang, Kang-Ling Li, Chun-Hsien Lee, Yu-Chieh Chiu
-
Patent number: 11748098Abstract: A processor is provided with a register file comprising a plurality of vector registers, and an execution core coupled to the register file, where the execution core is configured to execute a set of checksum instructions with a first checksum instruction to specify a first vector operand, a second vector operand, and a result vector operand, where the first vector operand is in a first vector register of the plurality of vector registers, the second vector operand is in a second register of the plurality of vector registers, and the result vector operand is to be written to a third vector register of the plurality of vector registers, and to execute the first checksum instruction, the execution core is configured to accumulate bytes from the first vector operand and the second vector operand into a first portion of the result vector operand and add the accumulated bytes from the first vector operand and the second vector operand to a second portion of the result vector operand to generate the second portionType: GrantFiled: May 5, 2021Date of Patent: September 5, 2023Assignee: Apple Inc.Inventors: Ali Sazegari, Chris Cheng-Chieh Lee
-
Publication number: 20220357947Abstract: A processor is provided with a register file comprising a plurality of vector registers, and an execution core coupled to the register file, where the execution core is configured to execute a set of checksum instructions with a first checksum instruction to specify a first vector operand, a second vector operand, and a result vector operand, where the first vector operand is in a first vector register of the plurality of vector registers, the second vector operand is in a second register of the plurality of vector registers, and the result vector operand is to be written to a third vector register of the plurality of vector registers, and to execute the first checksum instruction, the execution core is configured to accumulate bytes from the first vector operand and the second vector operand into a first portion of the result vector operand and add the accumulated bytes from the first vector operand and the second vector operand to a second portion of the result vector operand to generate the second portionType: ApplicationFiled: May 5, 2021Publication date: November 10, 2022Inventors: Ali Sazegari, Chris Cheng-Chieh Lee
-
Patent number: 10769065Abstract: Systems, apparatuses, and methods for efficiently moving data for storage and processing a compression unit within a processor includes multiple hardware lanes, selects two or more input words to compress, and for assigns them to two or more of the multiple hardware lanes. As each assigned input word is processed, each word is compared to an entry of a plurality of entries of a table. If it is determined that each of the assigned input words indexes the same entry of the table, the hardware lane with the oldest input word generates a single read request for the table entry and the hardware lane with the youngest input word generates a single write request for updating the table entry upon completing compression. Each hardware lane generates a compressed packet based on its assigned input word.Type: GrantFiled: June 10, 2019Date of Patent: September 8, 2020Assignee: Apple Inc.Inventors: Ali Sazegari, Charles E. Tucker, Jeffry E. Gonion, Gerard R. Williams, III, Chris Cheng-Chieh Lee
-
Publication number: 20190294541Abstract: Systems, apparatuses, and methods for efficiently moving data for storage and processing are described. In various embodiments, a compression unit within a processor includes multiple hardware lanes, selects two or more input words to compress, and for assigns them to two or more of the multiple hardware lanes. As each assigned input word is processed, each word is compared to an entry of a plurality of entries of a table. If it is determined that each of the assigned input words indexes the same entry of the table, the hardware lane with the oldest input word generates a single read request for the table entry and the hardware lane with the youngest input word generates a single write request for updating the table entry upon completing compression. Each hardware lane generates a compressed packet based on its assigned input word.Type: ApplicationFiled: June 10, 2019Publication date: September 26, 2019Inventors: Ali Sazegari, Charles E. Tucker, Jeffry E. Gonion, Gerard R. Williams, III, Chris Cheng-Chieh Lee
-
Patent number: 10424603Abstract: A display panel having a notch extending inwardly from its edge and including a plurality of first signal lines having a first extending direction, a plurality of second signal lines having a second extending direction different from the first extension direction, a plurality of pixel units, and a plurality of transmission lines is provided. The pixel units are electrically connected to the first signal lines and the second signal lines. The transmission lines are electrically connected to the first signal lines. Part of the transmission lines includes a first sub-transmission line, a second sub-transmission line and a third sub-transmission line electrically connected to each other. The first sub-transmission line is disposed between the adjacent second signal lines. The second sub-transmission line is disposed between the adjacent first signal lines. The third sub-transmission line overlaps another transmission line in the second extending direction.Type: GrantFiled: June 15, 2018Date of Patent: September 24, 2019Assignee: Au Optronics CorporationInventors: Cheng-Chieh Lee, Chao-Chien Chiu
-
Publication number: 20190252411Abstract: A display panel having a notch extending inwardly from its edge and including a plurality of first signal lines having a first extending direction, a plurality of second signal lines having a second extending direction different from the first extension direction, a plurality of pixel units, and a plurality of transmission lines is provided. The pixel units are electrically connected to the first signal lines and the second signal lines. The transmission lines are electrically connected to the first signal lines. Part of the transmission lines includes a first sub-transmission line, a second sub-transmission line and a third sub-transmission line electrically connected to each other. The first sub-transmission line is disposed between the adjacent second signal lines. The second sub-transmission line is disposed between the adjacent first signal lines. The third sub-transmission line overlaps another transmission line in the second extending direction.Type: ApplicationFiled: June 15, 2018Publication date: August 15, 2019Applicant: Au Optronics CorporationInventors: Cheng-Chieh Lee, Chao-Chien Chiu
-
Patent number: 10331558Abstract: Systems, apparatuses, and methods for efficiently moving data for storage and processing. A compression unit within a processor includes multiple hardware lanes, selects two or more input words to compress, and for assigns them to two or more of the multiple hardware lanes. As each assigned input word is processed, each word is compared to an entry of a plurality of entries of a table. If it is determined that each of the assigned input words indexes the same entry of the table, the hardware lane with the oldest input word generates a single read request for the table entry and the hardware lane with the youngest input word generates a single write request for updating the table entry upon completing compression. Each hardware lane generates a compressed packet based on its assigned input word.Type: GrantFiled: July 28, 2017Date of Patent: June 25, 2019Assignee: Apple Inc.Inventors: Ali Sazegari, Charles E. Tucker, Jeffry E. Gonion, Gerard R. Williams, III, Chris Cheng-Chieh Lee
-
Publication number: 20190067800Abstract: A mobile device with integral radiation shielding includes a body, a rear housing, and a metal induction sheet. The body includes therein a circuit board, an antenna, and a capacitive proximity sensor circuit. The rear housing covers the body. The metal induction sheet is formed directly on the rear housing as a single part. The metal induction sheet doesn't add extra space, enabling the manufacture of very thin mobile device.Type: ApplicationFiled: October 17, 2017Publication date: February 28, 2019Inventors: CHENG-CHIEH LEE, CHIH-CHENG CHANG
-
Publication number: 20190034333Abstract: Systems, apparatuses, and methods for efficiently moving data for storage and processing are described. In various embodiments, a compression unit within a processor includes multiple hardware lanes, selects two or more input words to compress, and for assigns them to two or more of the multiple hardware lanes. As each assigned input word is processed, each word is compared to an entry of a plurality of entries of a table. If it is determined that each of the assigned input words indexes the same entry of the table, the hardware lane with the oldest input word generates a single read request for the table entry and the hardware lane with the youngest input word generates a single write request for updating the table entry upon completing compression. Each hardware lane generates a compressed packet based on its assigned input word.Type: ApplicationFiled: July 28, 2017Publication date: January 31, 2019Inventors: Ali Sazegari, Charles E. Tucker, Jeffry E. Gonion, Gerard R. Williams, III, Chris Cheng-Chieh Lee
-
Patent number: 9356638Abstract: An FM audio receiver can include a mono/stereo detector that causes the audio receiver to output either a monophonic or a stereophonic signal based on a received pilot tone energy. An accurate operation of the receiver, including but not limited to correct decoding of monophonic/stereophonic reception, can be based on the receiver operating with the same rated maximum system deviation (RMSD) as the received signal itself. Aspects of the disclosure describe a system and method of detecting and matching a receiver's RMSD to that of a received signal by demodulating a carrier bearing a an input signal over a first bandwidth, extracting a pilot energy signal from the input signal, and demodulating the carrier bearing the input signal over a second bandwidth if the pilot energy signal is within a pilot energy range for a first predetermined amount of time.Type: GrantFiled: September 14, 2012Date of Patent: May 31, 2016Assignee: Marvell International Ltd.Inventor: Chris Cheng-Chieh Lee
-
Patent number: 9161145Abstract: An audio receiver may include a mono/stereo detector that causes the audio receiver to output either a monophonic or a stereophonic signal based on a difference between a pilot energy signal and a filtered pilot energy signal. The audio receiver includes a filter that filters the pilot energy signal to generate a filtered pilot energy signal, wherein a variable leakage factor associated with the filter is used to minimize a noise level of the filtered pilot energy signal and to reduce a response time of the audio receiver.Type: GrantFiled: October 31, 2014Date of Patent: October 13, 2015Assignee: Marvell International Ltd.Inventor: Chris Cheng-Chieh Lee