Patents by Inventor Cheng H. Huang
Cheng H. Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11969344Abstract: Disclosed herein are representative embodiments of methods, apparatus, and systems used to deliver a prosthetic heart valve to a deficient valve. In one embodiment, for instance, a support structure and an expandable prosthetic valve are advanced through the aortic arch of a patient using a delivery system. The support structure is delivered to a position on or adjacent to the surface of the outflow side of the aortic valve (the support structure defining a support-structure interior). The expandable prosthetic valve is delivered into the aortic valve and into the support-structure interior. The expandable prosthetic heart valve is expanded while the expandable prosthetic heart valve is in the support-structure interior and while the support structure is at the position on or adjacent to the surface of the outflow side of the aortic valve, thereby causing one or more native leaflets of the aortic valve to be frictionally secured between the support structure and the expanded prosthetic heart valve.Type: GrantFiled: December 9, 2019Date of Patent: April 30, 2024Assignee: EDWARDS LIFESCIENCES CORPORATIONInventors: Christopher J. Olson, Glen T. Rabito, Dustin P. Armer, Minh T. Ma, Devin H. Marr, Cheng-Tung Huang, Hiroshi Okabe, Kevin M. Stewart, Alison S. Curtis, Philip P. Corso, Jr.
-
Patent number: 7772591Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) transistor serves as an electrically-programmable antifuse. The antifuse transistor has source, drain, gate, and substrate terminals. The gate has an associated gate oxide. In its unprogrammed state, the gate oxide is intact and the antifuse has a relatively high resistance. During programming, the gate oxide breaks down, so in its programmed state the antifuse transistor has a relatively low resistance. The antifuse transistor can be programmed by injecting hot carriers into the substrate of the device in the vicinity of the drain. Because there are more hot carriers at the drain than at the substrate, the gate oxide is stressed asymmetrically, which enhances programming efficiency. Feedback can be used to assist in turning the antifuse transistor on to inject the hot carriers.Type: GrantFiled: November 10, 2006Date of Patent: August 10, 2010Assignee: Altera CorporationInventors: Chih-Ching Shih, Cheng H. Huang, Hugh Sung-Ki O, Yow-Juang (Bill) Liu
-
Patent number: 7272067Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) antifuse transistor serves as an electrically-programmable antifuse. In its unprogrammed state, the antifuse transistor is off and has a relatively high resistance. During programming, the antifuse transistor is turned on which melts the underlying silicon and causes a permanent reduction in the transistor's resistance. A sensing circuit monitors the resistance of the antifuse transistor and supplies a high or low output signal accordingly. The antifuse transistor may be turned on during programming by raising the voltage at its substrate relative to its source. The substrate may be connected to ground through a resistor. The substrate may be biased by causing current to flow through the resistor. Current may be made to flow through the resistor by inducing avalanche breakdown of the drain-substrate junction or by producing Zener breakdown of external Zener diode circuitry connected to the resistor.Type: GrantFiled: February 18, 2005Date of Patent: September 18, 2007Assignee: Altera CorporationInventors: Cheng H. Huang, Yowjuang Liu, Chih-Ching Shih, Hugh Sung-Ki O
-
Patent number: 7157782Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) transistor serves as an electrically-programmable antifuse. The antifuse transistor has source, drain, gate, and substrate terminals. The gate has an associated gate oxide. In its unprogrammed state, the gate oxide is intact and the antifuse has a relatively high resistance. During programming, the gate oxide breaks down, so in its programmed state the antifuse transistor has a relatively low resistance. The antifuse transistor can be programmed by injecting hot carriers into the substrate of the device in the vicinity of the drain. Because there are more hot carriers at the drain than at the substrate, the gate oxide is stressed asymmetrically, which enhances programming efficiency. Feedback can be used to assist in turning the antifuse transistor on to inject the hot carriers.Type: GrantFiled: February 17, 2004Date of Patent: January 2, 2007Assignee: Altera CorporationInventors: Chih-Ching Shih, Cheng H. Huang, Hugh Sung-Ki O, Yow-Juang Liu
-
Patent number: 6897543Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) antifuse transistor serves as an electrically-programmable antifuse. In its unprogrammed state, the antifuse transistor is off and has a relatively high resistance. During programming, the antifuse transistor is turned on which melts the underlying silicon and causes a permanent reduction in the transistor's resistance. A sensing circuit monitors the resistance of the antifuse transistor and supplies a high or low output signal accordingly. The antifuse transistor may be turned on during programming by raising the voltage at its substrate relative to its source. The substrate may be connected to ground through a resistor. The substrate may be biased by causing current to flow through the resistor. Current may be made to flow through the resistor by inducing avalanche breakdown of the drain-substrate junction or by producing Zener breakdown of external Zener diode circuitry connected to the resistor.Type: GrantFiled: August 22, 2003Date of Patent: May 24, 2005Assignee: Altera CorporationInventors: Cheng H. Huang, Yowjuang Liu, Chih-Ching Shih, Hugh Sung-Ki O
-
Patent number: 6785109Abstract: A technique for providing ESD protection for integrated circuit devices with multiple power and/or ground buses is provided. The technique involves using a clamping device that is capable of handling both positive and negative ESD pulses to clamp each power bus, ground bus, and I/O pad within a device to a respective one of the ground buses. Without resorting to exhaustive cross-clamping, this arrangement provides a discharge path for an ESD pulse applied across any combination of power buses, ground buses, and I/O pads during an ESD event.Type: GrantFiled: January 8, 2001Date of Patent: August 31, 2004Assignee: Altera CorporationInventors: Cheng H. Huang, Chiakang Sung, John Costello
-
Patent number: 5989317Abstract: The present invention discloses a closed-loop method for recovering a process liquid and eliminating trapped air contained in the process liquid by utilizing a manual pump having generally a bellow construction for transporting the process liquid that contains trapped air back into a liquid reservoir for venting the trapped air.Type: GrantFiled: May 14, 1997Date of Patent: November 23, 1999Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng H. Huang, Ray C. Wang, Teh Y. Liu, Cheng H. Chao
-
Patent number: 5554566Abstract: A method for forming MOSFET devices, with an improved polycide gate has been accomplished. The polycide structure, made with metal silicide on polysilicon has a reduced rate of adhesion loss or peeling of the metal silicide from the underlying polysilicon, due to the unique surface of the polysilicon. The desired surface of the polysilicon, that will reduce the peeling phenomena, is a wavy or undulated surface. This is accomplished by either depositing the polysilicon at conditions that result in a hemi-spherical grained surface, or obtaining a similar wavy or undulated surface by treating smooth polysilicon in either phosphoric acid or by anodization in hydrofluoric acid. The adhesion of the subsequent metal silicide to the wavy surface of the polysilicon is improved to a point where peeling of the metal silicide from the underlying polysilicon is eliminated.Type: GrantFiled: September 6, 1994Date of Patent: September 10, 1996Assignee: United Microelectronics CorporationInventors: Water Lur, Cheng H. Huang
-
Patent number: 5457065Abstract: A method for fabricating a stacked storage capacitor on a dynamic random access memory (DRAM) cell with increased capacitance was accomplished. The stacked capacitor is used with a field effect transistor (FET) as part of a dynamic random access memory (DRAM) cell for storing data in the form of stored charge on the capacitor. The method for making the capacitor involves forming a bottom electrode from a single polysilicon layer having a fin-shaped structure, and then using a second polysilicon layer and a plasma etch back to create a second self-aligned fin-like structure that significantly increases the surface area of the capacitor bottom electrode. The capacitor structure is then completed by forming a thin capacitor dielectric layer on the bottom electrode and depositing a third polysilicon layer to form the top electrode and complete the capacitor with significantly increased capacitance and an economy of processing steps.Type: GrantFiled: December 14, 1994Date of Patent: October 10, 1995Assignee: United Microelectronics CorporationInventors: Cheng H. Huang, Water Lur
-
Patent number: 5449644Abstract: A new method of forming a contact opening by using a sacrificial spin-on-glass layer is described. A semiconductor substrate is provided wherein the surface of the substrate has an uneven topography. A glasseous layer is deposited over the uneven surface of the substrate and reflowed at low temperature whereby the glasseous layer will have a trench shaped surface over the planned contact opening area. The glasseous layer is covered with a spin-on-glass layer wherein the spin-on-glass planarizes the surface of the substrate. The spin-on-glass layer is baked and then covered with a uniform thickness layer of photoresist. The photoresist layer is exposed and developed to form the desired photoresist mask for the contact opening. The exposed spin-on-glass and glasseous layers are etched away to provide the contact opening to the semiconductor substrate.Type: GrantFiled: January 13, 1994Date of Patent: September 12, 1995Assignee: United Microelectronics CorporationInventors: Gary Hong, Cheng H. Huang, Ming-Tzong Yang, Hong-Tsz Pan
-
Patent number: 5393704Abstract: A method of forming a self-aligned trenched contact in the fabrication of an integrated circuit is described. Semiconductor device regions are formed in and on a semiconductor substrate wherein the semiconductor device regions include gate electrodes on the surface of the semiconductor substrate and source/drain regions within the semiconductor substrate. Spacers are formed on the sidewalls of the gate electrodes. A layer of silicon oxide is deposited over the surface of the substrate wherein the silicon oxide contacts the source/drain regions within the substrate between the gate electrodes. The substrate is covered with a layer of photoresist which is patterned to provide an opening over the planned self-aligned trenched contact between the gate electrodes. The silicon oxide is etched away to provide an opening to the silicon substrate using the patterned photoresist and the sidewall spacers as a mask.Type: GrantFiled: December 13, 1993Date of Patent: February 28, 1995Assignee: United Microelectronics CorporationInventors: Cheng H. Huang, Water Lur
-
Patent number: 5384268Abstract: A method is described for fabricating an integrated circuit in which the gate electrodes and gate dielectric silicon oxide are protected from electrical charge damage during ion implantation. A thin conducting layer is deposited over the pattern of gate electrodes/gate dielectric silicon oxide wherein the conducting layer is grounded to the silicon substrate. The high-dose ion implantation is applied through the conducting layer which layer grounds the electrical charge resulting from the ion implantation, and hence protects the gate electrodes from charge damage. The electron "flood gun" need not be used.Type: GrantFiled: January 22, 1993Date of Patent: January 24, 1995Assignee: United Microelectronics CorporationInventors: Water Lur, Ben Chen, Cheng H. Huang
-
Patent number: 5374586Abstract: A new method of local oxidation using a multiple process is described. A thin silicon oxide layer is formed over the surface of a silicon substrate. A layer of silicon nitride is deposited overlying the silicon oxide layer. The silicon oxide and silicon nitride layers are patterned to provide openings of the smallest size exposing portions of the silicon substrate to he oxidized and growing field oxide regions within these smallest size openings. The patterning and growing of field oxide regions is repeated for each larger size of opening required. The silicon nitride and silicon oxide layers are removed, thereby completing local oxidation of the integrated circuit.Type: GrantFiled: September 27, 1993Date of Patent: December 20, 1994Assignee: United Microelectronics CorporationInventors: Cheng H. Huang, Water Lur
-
Patent number: 5371036Abstract: A new method of local oxidation by means of stress-releasing narrow trenches is described. Pad silicon oxide, silicon nitride, and silicon dioxide layers are formed on a silicon substrate. Portions of these layers not covered by a mask are etched away to provide an opening to the silicon substrate where the field oxidation region is to be formed. The silicon substrate is etched into where it is exposed to form a shallow trench within the opening. Silicon dioxide spacers and silicon nitride spacers are formed on the sidewalls of the opening. The silicon substrate is coated with a spin-on-glass layer. The spin-on-glass layer is cured, then etched back so that the spin-on-glass layer remains only within the shallow trench not covered by the spacers. The silicon nitride spacers are stripped away. Narrow trenches are etched into the silicon substrate under the silicon nitride spacers. The silicon dioxide spacers and spin-on-glass layer are removed leaving the opening entirely exposed.Type: GrantFiled: May 11, 1994Date of Patent: December 6, 1994Assignee: United Microelectronics CorporationInventors: Water Lur, Cheng H. Huang
-
Patent number: 5308787Abstract: A new method of local oxidation using a nitrogen implant through a spin-on-glass film is described. A thin silicon oxide layer is formed over the surface of a silicon substrate. A layer of silicon nitride is deposited overlying the silicon oxide layer. The silicon oxide and silicon nitride layers are patterned to provide openings of various sizes exposing portions of the silicon substrate to be oxidized. Ions are selectively implanted into the silicon substrate through the openings. The patterned surface of the substrate is covered with a spin-on-glass material. The spin-on-glass material is thicker within the smaller openings and thinner within the larger openings. The spin-on-glass material is soft-baked.Type: GrantFiled: October 22, 1993Date of Patent: May 3, 1994Assignee: United Microelectronics CorporationInventors: Gary Hong, Cheng H. Huang, Hong-Tsz Pan
-
Patent number: 5130266Abstract: A method is described for fabricating a lightly doped drain MOSFET integrated circuit device which overcomes the peeling problems of refractory metal silicide layers on a polycide gate. The process of this invention has been simplified by not using several of the high thermal cycle process steps believed to be necessary for successfully making a polycide gate lightly doped drain MOS FET integrated circuit. These steps are (1) the thermal oxidation after the polycide etching step, (2) the densification step after the blanket deposition of silicon dioxide layer for the spacer preparation, and (3) the silicon oxide capping of the refractory metal silicide layer after the spacer formation by anisotropically etching. The result is a process that provides a non-peeling polycide gate lightly doped drain MOS FET integrated circuit device.Type: GrantFiled: August 28, 1990Date of Patent: July 14, 1992Assignee: United Microelectronics CorporationInventors: Cheng H. Huang, Water Lur