Patents by Inventor Che-Yun Lin

Che-Yun Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20220139772
    Abstract: Integrated circuit interconnect structures including an interconnect metallization feature with a liner material of a greater thickness between a fill metal and dielectric material, and of a lesser thickness between the fill metal and a lower-level interconnect metallization feature. The liner material may be substantially absent from an interface between the fill metal and the lower-level interconnect metallization feature. Liner material of reduced thickness at a bottom of the via may reduce via resistance and/or facilitate the use of a highly resistive liner material that may enhance the scalability of interconnect structures. In some embodiments, liner material is deposited upon dielectric surfaces with an area selective atomic layer deposition process. For single damascene implementations, both a via and a metal line may include a selectively deposited liner material.
    Type: Application
    Filed: November 2, 2020
    Publication date: May 5, 2022
    Applicant: Intel Corporation
    Inventors: Christoper Jezewski, Jiun-Ruey Chen, Miriam Reshotko, James M. Blackwell, Matthew Metz, Che-Yun Lin
  • Publication number: 20220068794
    Abstract: Metal insulator metal capacitors are described. In an example, a capacitor includes a first electrode plate, and a first capacitor dielectric on the first electrode plate. A second electrode plate is on the first capacitor dielectric and is over and parallel with the first electrode plate, and a second capacitor dielectric is on the second electrode plate. A third electrode plate is on the second capacitor dielectric and is over and parallel with the second electrode plate, and a third capacitor dielectric is on the third electrode plate. A fourth electrode plate is on the third capacitor dielectric and is over and parallel with the third electrode plate. In another example, a capacitor includes a first electrode, a capacitor dielectric on the first electrode, and a second electrode on the capacitor dielectric. The capacitor dielectric includes a plurality of alternating first dielectric layers and second dielectric layers.
    Type: Application
    Filed: December 21, 2020
    Publication date: March 3, 2022
    Inventors: Aaron J. WELSH, Christopher M. PELTO, David J. TOWNER, Mark A. BLOUNT, Takayoshi ITO, Dragos SEGHETE, Christopher R. RYDER, Stephanie F. SUNDHOLM, Chamara ABEYSEKERA, Anil W. DEY, Che-Yun LIN, Uygar E. AVCI
  • Publication number: 20210408018
    Abstract: An integrated circuit capacitor structure, includes a first electrode includes a cylindrical column, a ferroelectric layer around an exterior sidewall of the cylindrical column and a plurality of outer electrodes. The plurality of outer electrodes include a first outer electrode laterally adjacent to a first portion of an exterior of the ferroelectric layer and a second outer electrode laterally adjacent to a second portion of the exterior of the ferroelectric layer, wherein the second outer electrode is above the first outer electrode.
    Type: Application
    Filed: June 26, 2020
    Publication date: December 30, 2021
    Applicant: Intel Corporation
    Inventors: Nazila Haratipour, Sou-Chi Chang, Shriram Shivaraman, I-Cheng Tung, Tobias Brown-Heft, Devin R. Merrill, Che-Yun Lin, Seung Hoon Sung, Jack Kavalieros, Uygar Avci, Matthew V. Metz
  • Patent number: 9170374
    Abstract: The present invention provides a waveguide coupler configured to optically couple a strip waveguide to a first slot photonic crystal waveguide, wherein the slot photonic crystal waveguide has a lattice constant, an air hole diameter, a slot width and a first line defect waveguide width. The waveguide coupler includes a group reflective index taper having a second slot photonic crystal waveguide disposed between and aligned with the first slot photonic crystal waveguide and the strip waveguide. The second slot photonic crystal waveguide has a length, the lattice constant, the air hole diameter, the slot width, and a second line defect waveguide width that is substantially equal to the first line defect waveguide width adjacent to the first slot photonic crystal waveguide and decreases along the length of the second photonic crystal waveguide.
    Type: Grant
    Filed: June 13, 2012
    Date of Patent: October 27, 2015
    Assignee: BOARD OF REGENTS, THE UNIVERSITY OF TEXAS SYSTEM
    Inventors: Ray T. Chen, Che-Yun Lin
  • Publication number: 20140219602
    Abstract: The present invention provides a waveguide coupler configured to optically couple a strip waveguide to a first slot photonic crystal waveguide, wherein the slot photonic crystal waveguide has a lattice constant, an air hole diameter, a slot width and a first line defect waveguide width. The waveguide coupler includes a group reflective index taper having a second slot photonic crystal waveguide disposed between and aligned with the first slot photonic crystal waveguide and the strip waveguide. The second slot photonic crystal waveguide has a length, the lattice constant, the air hole diameter, the slot width, and a second line defect waveguide width that is substantially equal to the first line defect waveguide width adjacent to the first slot photonic crystal waveguide and decreases along the length of the second photonic crystal waveguide.
    Type: Application
    Filed: June 13, 2012
    Publication date: August 7, 2014
    Applicant: BOARD OF REGENTS, THE UNIVERSITY OF TEXAS SYSTEM
    Inventors: Ray T. Chen, Che-Yun Lin