Patents by Inventor Chi Bun Chan

Chi Bun Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8145467
    Abstract: Method and apparatus for profiling a hardware/software embedded system are described. In one example, a hardware co-simulation interface is generated between a programmable logic device (PLD) configured with the embedded system and a computer based on a plurality of events. The embedded system in the PLD is simulated. During the simulation of the embedded system, occurrence of at least one event is detected to produce profiling data. The profiling data is stored into shared first-in-first-out (FIFO) logic of the PLD and the computer. The profiling data is retrieved from the shared FIFO logic at the computer.
    Type: Grant
    Filed: February 25, 2008
    Date of Patent: March 27, 2012
    Assignee: Xilinx, Inc.
    Inventors: Jingzhao Ou, Chi Bun Chan
  • Patent number: 8103992
    Abstract: A computer-implemented method of probing a design under test (DUT) instantiated within a programmable logic device (PLD) can include disabling a clock signal provided to the DUT (340) and generating a partial bitstream specifying a new probe for the DUT (335). The partial bitstream can be merged with configuration data read-back from the PLD to create an updated partial bitstream (360, 365, 370). The updated partial bitstream can be loaded into the PLD (375). The clock signal provided to the PLD can be started and the DUT can continue to operate (380, 385).
    Type: Grant
    Filed: May 2, 2008
    Date of Patent: January 24, 2012
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Jingzhao Ou
  • Patent number: 8102188
    Abstract: A method of implementing a circuit in a device having programmable resources and a predetermined amount of available internal memory is disclosed. The method comprises configuring the programmable resources of the device with a circuit design; storing a first page of data in a block of random access memory; determining a page fault while interfacing with the block of random access memory when implementing the circuit design; performing a partial reconfiguration of the device, wherein a second page of data is stored in the block of random access memory; and accessing the second page of data. A system of implementing a circuit in a device having programmable logic is also disclosed.
    Type: Grant
    Filed: April 9, 2010
    Date of Patent: January 24, 2012
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Nabeel Shirazi
  • Patent number: 8082530
    Abstract: A computer-implemented method of estimating power usage for high-level blocks of a high-level modeling system (HLMS) circuit design can include generating a low-level circuit design from the HLMS circuit design. The method can include simulating the low-level circuit design and storing power usage data, from the simulating, for each of a plurality of circuit elements of the low-level circuit design. The circuit elements can be correlated with the high-level blocks of the HLMS circuit design. A power query of a selected block of the HLMS circuit design can be received and a measure of power usage for the selected high-level block can be determined according to the power usage data for selected ones of the plurality of circuit elements correlated with the selected high-level block. The measure of power usage for the selected high-level block can be output.
    Type: Grant
    Filed: February 20, 2009
    Date of Patent: December 20, 2011
    Assignee: Xilinx, Inc.
    Inventors: Jingzhao Ou, Chi Bun Chan
  • Patent number: 8065445
    Abstract: A method of accessing a peripheral device can include determining whether the peripheral device is busy. The method can include selectively providing to a processor, according to whether the peripheral device is busy, either a driver or a program. The driver, when executed by the processor, causes the processor to offload the operation to the peripheral device. The program, when executed by the processor, causes the processor to perform the operation in lieu of the peripheral device performing the operation.
    Type: Grant
    Filed: March 18, 2010
    Date of Patent: November 22, 2011
    Assignee: Xilinx, Inc.
    Inventors: Jingzhao Ou, Chi Bun Chan
  • Patent number: 8042007
    Abstract: A method of capturing trace data can include storing trace data from a circuit as entries within memory slots of a trace buffer. Responsive to detecting a first trigger event, a trigger bit and a time marker bit within a first trigger event entry are set, wherein the trigger bit and the time marker bit are correlated with the first trigger event. A capture region within the trace buffer having a defined range can be determined. A first time marker correlated with the time marker bit of the first trigger event entry can be stored. Content of the capture region from the trace buffer correlated time markers can be output.
    Type: Grant
    Filed: August 27, 2009
    Date of Patent: October 18, 2011
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Jingzhao Ou
  • Patent number: 8041855
    Abstract: A system for communicating with a processor within an integrated circuit can include a dual-bus adapter (115) coupled to the processor (105) through a first communication channel (110) and a second communication channel (120). The dual-bus adapter further can be coupled to a memory map interface (135) through which at least one peripheral device communicates with the processor. Single word operations can be exchanged between the processor and the dual-bus adapter through the first communication channel. Burst transfer operations can be performed by exchanging signaling information between the processor and the dual-bus adapter over the first communication channel and exchanging data words between the processor and the dual-bus adapter through the second communication channel.
    Type: Grant
    Filed: January 27, 2009
    Date of Patent: October 18, 2011
    Assignee: Xilinx, Inc.
    Inventors: Jingzhao Ou, Chi Bun Chan
  • Patent number: 8020127
    Abstract: A computer-implemented method of circuit design can include receiving clock frequency constraints defining relationships between clock frequencies of a plurality of clock domains of a circuit design specified within a high-level modeling system (305) and receiving a cost function that is dependent upon the clock frequencies of the plurality of clock domains (310). A feasibility result can be determined according to the clock frequency constraints and the cost function (315). The feasibility result can indicate whether a clock frequency assignment exists that specifies a clock frequency for each of the plurality of clock domains that does not violate any clock frequency constraint. The feasibility result can be output (315).
    Type: Grant
    Filed: November 21, 2008
    Date of Patent: September 13, 2011
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Jingzhao Ou, Jeffrey D. Stroomer
  • Patent number: 7992111
    Abstract: Approaches for processing an electronic circuit design. In one embodiment, the graphical model of an outer subsystem block and an inner subsystem block are translated into a high-level language (HLL) program. The HLL program includes a specification of a first function corresponding to the outer subsystem block and within the specification of the first function a specification of a second function corresponding to the inner subsystem block. The specification of the first function references a parameter of the outer subsystem block and specifies invocation of the second function. The specification of the second function specifies invocation of a third function corresponding to a leaf block in the inner subsystem block. The specification of the first function references a variable corresponding to the parameter, and that variable is referenced by the second or third functions. Execution of the HLL program instantiates a model of the design.
    Type: Grant
    Filed: May 18, 2009
    Date of Patent: August 2, 2011
    Assignee: Xilinx, Inc.
    Inventors: Haibing Ma, Jingzhao Ou, Chi Bun Chan
  • Patent number: 7937259
    Abstract: Various embodiments of a co-simulation system are disclosed. In one embodiment, a data processing arrangement executes a simulator that simulates a first block of an electronic circuit design. A first clock source generates a first clock signal, and a second clock source generates a second clock signal. The first and second clock signals are independent one from another, and an operating frequency of the second clock signal is dynamically adjustable from a clock control interface. A programmable logic device (PLD) is configured with logic that includes a co-simulation interface clocked by the first clock signal, a second block of the electronic circuit design that is clocked by the second clock signal, and a synchronizer that controls data transmission between the co-simulation interface and the second block.
    Type: Grant
    Filed: December 18, 2007
    Date of Patent: May 3, 2011
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Bradley L. Taylor, Nabeel Shirazi
  • Patent number: 7930162
    Abstract: An integrated circuit configured for hardware co-simulation can include a command processor, a replay buffer storing a command template, wherein the command template specifies an incomplete command, and a command first-in-first out (FIFO) memory storing complementary data for completion of the command template. The integrated circuit further can include a multiplexer coupled to the command processor, the replay buffer, and the command FIFO. The multiplexer, under control of the command processor, can selectively provide data from the replay buffer or the command FIFO to the command processor. The command processor, responsive to a replay command read during a hardware co-simulation session, can enter a replay mode, obtain the command template from the replay buffer, obtain the complementary data from the FIFO memory according to a symbol read from the command template, and form a complete command by joining the command template with the complementary data.
    Type: Grant
    Filed: May 5, 2008
    Date of Patent: April 19, 2011
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Shay Ping Seng, Jingzhao Ou
  • Patent number: 7852109
    Abstract: A method and apparatus involves operating a circuit having a test circuit interrupt input terminal (INTERRUPT), having a test circuit clock output terminal (DUT_CLK), and having first and second operational modes. In the first operational mode the circuit supplies a test circuit clock signal to the test circuit clock output terminal. The circuit responds to receipt of an occurrence of a test circuit interrupt at the test circuit interrupt input terminal by then operating in the second operational mode. In the second operational mode the circuit refrains from supplying the test circuit clock signal to the test circuit clock output terminal.
    Type: Grant
    Filed: December 15, 2008
    Date of Patent: December 14, 2010
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Jingzhao Ou
  • Patent number: 7746099
    Abstract: A method of implementing a circuit in a device having programmable logic is disclosed. The method comprises implementing a circuit in the programmable logic of the device; storing data in a block of random access memory; performing a partial reconfiguration of the device, where new data is stored in the block of random access memory; and accessing the new data. A system of implementing a circuit in a device having programmable logic is also disclosed.
    Type: Grant
    Filed: January 11, 2008
    Date of Patent: June 29, 2010
    Assignee: Xilinx, Inc.
    Inventors: Chi Bun Chan, Nabeel Shirazi
  • Patent number: 7747423
    Abstract: Systems and methods of performing co-simulation of a partitioned circuit design using multiple programmable logic devices (PLDs) coupled together to form a boundary scan chain. A host computer is coupled to the scan chain via a programming cable. Resident on the host computer are run-time co-simulation blocks corresponding to blocks from the circuit design, where each block is designated to run on one of the PLDs in the scan chain; a programming cable device driver interfacing with the programming cable; and a proxy component. The proxy component is coupled to all of the run-time co-simulation blocks and the programming cable device driver. Each co-simulation block includes a unique pattern identifier, which is also present in the associated PLD. Using this pattern identifier, data and commands targeted to a specific PLD can be extracted from the scan chain, while ignoring data and commands targeted to other PLDs in the scan chain.
    Type: Grant
    Filed: September 27, 2006
    Date of Patent: June 29, 2010
    Assignee: Xilinx, Inc.
    Inventors: Nabeel Shirazi, Jonathan B. Ballagh, Chi Bun Chan
  • Patent number: 7707019
    Abstract: A method of co-simulation involving a high level modeling system and an integrated circuit such as, e.g., a programmable logic device (PLD) can include, when writing to at least one input port of the PLD, storing a plurality of commands from a co-simulation engine within a command buffer and, responsive to a send condition, sending the plurality of commands to the PLD as a single transaction. When reading from at least one output port of the PLD, selectively reading from a cache external to the PLD or a memory of the PLD according to a state of cache coherency.
    Type: Grant
    Filed: September 23, 2005
    Date of Patent: April 27, 2010
    Assignee: XILINX, Inc.
    Inventors: Jonathan B. Ballagh, Chi Bun Chan, Nabeel Shirazi, Roger B. Milne
  • Patent number: 7673201
    Abstract: A method of restoring a selected operational state of a circuit design implemented within a programmable integrated circuit (IC) can include pipelining a clock gating signal that selectively pauses a clock of the circuit design, and storing configuration data specifying an operational state of the circuit design at a first simulation clock cycle in non-configuration memory. At a second simulation clock cycle, the clock of the circuit design can be gated. The stored configuration data can be loaded into configuration memory of the programmable IC, wherein loading the configuration data reconfigures the circuit design and restores the operational state of the circuit design in existence at the first simulation clock cycle. The clock of the circuit design can be advanced a number of clock cycles corresponding to a difference between the second simulation clock cycle and the first simulation clock cycle.
    Type: Grant
    Filed: March 12, 2009
    Date of Patent: March 2, 2010
    Assignee: XILINX, Inc.
    Inventors: Chi Bun Chan, Jingzhao Ou
  • Patent number: 7636653
    Abstract: An Ethernet co-simulation interface for use with a software-based simulation tool and a design under test disposed on a programmable device can include a host interface and a network processor. The host interface can execute on a host computing system and facilitate data transfer between the software-based simulation tool and a communication link to the design under test. The network processor can be implemented within the programmable device and facilitate data transfer between the communication link and the design under test. The host interface and the network processor can exchange simulation data formatted as raw Ethernet frames over a point-to-point Ethernet connection.
    Type: Grant
    Filed: January 31, 2006
    Date of Patent: December 22, 2009
    Assignee: XILINX, Inc.
    Inventors: Chi Bun Chan, Jonathan B. Ballagh, Nabeel Shirazi, Roger B. Milne
  • Patent number: 7590137
    Abstract: A network processor, disposed on an integrated circuit can include an ingress unit having a dual port block random access memory and an egress unit having a dual port block random access memory. The network processor further can include a network interface configured to write packetized data to the ingress unit and read packetized data from the egress unit as well as a coordination processor configured to coordinate movement of data between the network interface, the ingress unit, and the egress unit.
    Type: Grant
    Filed: November 22, 2005
    Date of Patent: September 15, 2009
    Assignee: XILINX, Inc.
    Inventors: Chi Bun Chan, Jonathan B. Ballagh, Nabeel Shirazi