Patents by Inventor Chi-Ching Liu
Chi-Ching Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230329009Abstract: Provided is a semiconductor device including: a substrate, a plurality of isolation structures, a plurality of channel layers, and a gate structure. The substrate includes a plurality of fins thereon. The plurality of isolation structures are respectively disposed between the plurality of fins. A top surface of the plurality of isolation structures is higher than a top surface of the plurality of fins to form a plurality of openings. The plurality of channel layers are respectively disposed in the plurality of openings. Each channel layer is in contact with a corresponding fin and extends to cover a lower sidewall of a corresponding isolation structure, thereby forming a U-shaped structure. The gate structure is filled in the plurality of openings and extends to cover the top surface of the plurality of isolation structures.Type: ApplicationFiled: April 7, 2022Publication date: October 12, 2023Applicant: Winbond Electronics Corp.Inventors: Chi-Ching Liu, Chih-Chao Huang, Ming-Che Lin, Frederick Chen, Han-Huei Hsu
-
Patent number: 11758740Abstract: A three-dimensional semiconductor device includes multiple semiconductor device layers on a substrate, wherein each layer includes a first stacked structure, a first gate dielectric layer, a first semiconductor layer, a first channel layer, a first source region, a first drain region, and a first resistive random access memory cell. The first stacked structure on the substrate includes a first insulating layer and a first gate conductor layer. The first gate dielectric layer surrounds a sidewall of the first stacked structure. The first semiconductor layer surrounds a sidewall of the first gate dielectric layer. The first channel layer is in the first semiconductor layer. The first source region and the first drain region are on both sides of the first channel layer in the first semiconductor layer. The first resistive random access memory cell is on a first sidewall of the first semiconductor layer and connected to the first drain region.Type: GrantFiled: April 7, 2021Date of Patent: September 12, 2023Assignee: Winbond Electronics Corp.Inventors: Chang-Tsung Pai, Chiung-Lin Hsu, Yu-Ting Chen, Ming-Che Lin, Chi-Ching Liu
-
Publication number: 20230225228Abstract: A resistive random access memory is provided. The resistive random access memory includes a conductive line structure and a memory unit. The conductive line structure is disposed in an array area and a periphery circuit area. The memory unit is disposed on the conductive line structure in the array area. The memory unit includes a lower electrode, a resistive switching layer, and an upper electrode. The lower electrode is disposed on the conductive line structure. The resistive switching layer is disposed on the lower electrode. The upper electrode is disposed on the resistive switching layer. The upper surface of the conductive line structure is in direct contact with the lower electrode.Type: ApplicationFiled: January 7, 2022Publication date: July 13, 2023Inventors: Chi-Ching LIU, Chih-Chao HUANG, Shih-Ning TSAI
-
Patent number: 11653583Abstract: A resistive random access memory is provided. The resistive random access memory includes a bottom electrode, a metal oxide layer including a plurality of conductive filament regions formed on the bottom electrode, and a plurality of top electrodes formed on the metal oxide layer, corresponding to the respective conductive filament regions. Each of the conductive filament regions has a bottom portion and a top portion. The width of the bottom portion is greater than that of the top portion. The conductive filament regions include oxygen vacancies, and regions other than the conductive filament regions in the metal oxide layer are nitrogen-containing regions.Type: GrantFiled: July 7, 2020Date of Patent: May 16, 2023Assignee: WINBOND ELECTRONICS CORP.Inventors: Chang-Tsung Pai, Ming-Che Lin, Chi-Ching Liu, He-Hsuan Chao, Chia-Wen Cheng
-
Publication number: 20230129196Abstract: A method for manufacturing a semiconductor device, including the following steps. A plurality of first vias are formed in a first dielectric layer in a memory cell region and a peripheral region. A surface treatment is performed on the plurality of first vias to form a plurality of sacrificial layers. The plurality of sacrificial layers are removed to form a plurality of recesses. A plurality of protective layers are formed in the plurality of recesses. A memory device is formed on the first dielectric layer in the memory cell region. A second dielectric layer is formed on the memory device and on the first dielectric layer. A plurality of second vias is formed in the second dielectric layer in the memory cell region and the peripheral region to electrically connect the memory device in the memory cell region and the first vias in the peripheral region, respectively.Type: ApplicationFiled: December 22, 2022Publication date: April 27, 2023Applicant: Winbond Electronics Corp.Inventors: Chi-Ching Liu, Yu-Ting Chen, Chang-Tsung Pai, Shun-Li Lan, Yen-De Lee, Chih-Jung Ni
-
Patent number: 11538525Abstract: Provided is a resetting method of a resistive random access memory (RRAM) including the following steps. A first resetting operation and a first verifying operation on the at least one resistive memory cell are performed. Whether to perform a second resetting operation according to a verifying result of the first verifying operation is determined. A second verifying operation is performed after the second resetting operation is determined to be performed and is finished. To determine whether to perform a healing resetting operation according to a verifying result of the second verifying operation, which comprises: performing the healing resetting operation when a verifying current of the second verifying operation is greater than a predetermined current, wherein a resetting voltage of the healing resetting operation is greater than a resetting voltage of the second resetting operation.Type: GrantFiled: October 6, 2021Date of Patent: December 27, 2022Assignee: Winbond Electronics Corp.Inventors: Ping-Kun Wang, Ming-Che Lin, Yu-Ting Chen, Chang-Tsung Pai, Shao-Ching Liao, Chi-Ching Liu
-
Publication number: 20220344283Abstract: A semiconductor structure serves to generate a physical unclonable function (PUF) code. The semiconductor structure includes a metal layer, N Titanium (Ti) structures, and N Titanium Nitride (Ti-N) structures, where N is a positive integer. The metal layer forms N metal structures. The Ti structures are respectively formed on one end of each metal structure. The Ti-N structures are respectively formed on top of the Ti structures. The metal structures and the corresponding Ti structures and the corresponding Ti-N structures respectively form a plurality of pillars. The pillars respectively provide a plurality of resistance values, and the resistance values serve to generate the PUF code.Type: ApplicationFiled: January 27, 2022Publication date: October 27, 2022Applicant: Winbond Electronics Corp.Inventors: Chi-Ching Liu, Hsiu-Pin Chen, Sung-Ying Wen, Tso-Hua Hung, Yu-An Chen, Ming-Che Lin
-
Publication number: 20220028454Abstract: Provided is a resetting method of a resistive random access memory (RRAM) including the following steps. A first resetting operation and a first verifying operation on the at least one resistive memory cell are performed. Whether to perform a second resetting operation according to a verifying result of the first verifying operation is determined. A second verifying operation is performed after the second resetting operation is determined to be performed and is finished. To determine whether to perform a healing resetting operation according to a verifying result of the second verifying operation, which comprises: performing the healing resetting operation when a verifying current of the second verifying operation is greater than a predetermined current, wherein a resetting voltage of the healing resetting operation is greater than a resetting voltage of the second resetting operation.Type: ApplicationFiled: October 6, 2021Publication date: January 27, 2022Applicant: Winbond Electronics Corp.Inventors: Ping-Kun Wang, Ming-Che Lin, Yu-Ting Chen, Chang-Tsung Pai, Shao-Ching Liao, Chi-Ching Liu
-
Publication number: 20210366986Abstract: A three-dimensional semiconductor device includes multiple semiconductor device layers on a substrate, wherein each layer includes a first stacked structure, a first gate dielectric layer, a first semiconductor layer, a first channel layer, a first source region, a first drain region, and a first resistive random access memory cell. The first stacked structure on the substrate includes a first insulating layer and a first gate conductor layer. The first gate dielectric layer surrounds a sidewall of the first stacked structure. The first semiconductor layer surrounds a sidewall of the first gate dielectric layer. The first channel layer is in the first semiconductor layer. The first source region and the first drain region are on both sides of the first channel layer in the first semiconductor layer. The first resistive random access memory cell is on a first sidewall of the first semiconductor layer and connected to the first drain region.Type: ApplicationFiled: April 7, 2021Publication date: November 25, 2021Applicant: Winbond Electronics Corp.Inventors: Chang-Tsung Pai, Chiung-Lin Hsu, Yu-Ting Chen, Ming-Che Lin, Chi-Ching Liu
-
Patent number: 11176996Abstract: Provided is a resistive random access memory (RRAM) including at least one memory cell. The at least one memory cell includes a top electrode, a bottom electrode, a data storage layer, an oxygen gettering layer, a first barrier layer, and an oxygen supplying layer. The data storage layer is disposed between the top electrode and the bottom electrode. The oxygen gettering layer is disposed between the data storage layer and the top electrode. The first barrier layer is disposed between the oxygen gettering layer and the data storage layer. The oxygen supplying layer is disposed between the oxygen gettering layer and the top electrode and/or between the oxygen gettering layer and the first barrier layer.Type: GrantFiled: May 13, 2020Date of Patent: November 16, 2021Assignee: Winbond Electronics Corp.Inventors: Ping-Kun Wang, Ming-Che Lin, Yu-Ting Chen, Chang-Tsung Pai, Shao-Ching Liao, Chi-Ching Liu
-
Patent number: 11152566Abstract: A resistive random access memory including first and second electrodes, a resistance variable layer, first and second metal layers and a resistance stabilizing layer is provided. The second electrode is disposed on the first electrode. The resistance variable layer is disposed between the first and second electrodes. The first metal layer is disposed between the resistance variable layer and the second electrode. The second metal layer is disposed between the first metal layer and the second electrode. The resistance stabilizing layer is disposed between the first and second metal layers. The oxygen content of the resistance variable layer is higher than that of the first metal layer, the oxygen content of the first metal layer is higher than that of the resistance stabilizing layer, the oxygen content of the resistance stabilizing layer is higher than that of the second metal layer.Type: GrantFiled: December 10, 2019Date of Patent: October 19, 2021Assignee: Winbond Electronics Corp.Inventors: Po-Yen Hsu, Bo-Lun Wu, Ping-Kun Wang, Ming-Che Lin, Yu-Ting Chen, Chang-Tsung Pai, Shao-Ching Liao, Chi-Ching Liu
-
Publication number: 20210287934Abstract: A method for manufacturing a semiconductor device, including the following steps. A plurality of first vias are formed in a first dielectric layer in a memory cell region and a peripheral region. A surface treatment is performed on the plurality of first vias to form a plurality of sacrificial layers. The plurality of sacrificial layers are removed to form a plurality of recesses. A plurality of protective layers are formed in the plurality of recesses. A memory device is formed on the first dielectric layer in the memory cell region. A second dielectric layer is formed on the memory device and on the first dielectric layer. A plurality of second vias is formed in the second dielectric layer in the memory cell region and the peripheral region to electrically connect the memory device in the memory cell region and the first vias in the peripheral region, respectively.Type: ApplicationFiled: March 12, 2020Publication date: September 16, 2021Applicant: Winbond Electronics Corp.Inventors: Chi-Ching Liu, Yu-Ting Chen, Chang-Tsung Pai, Shun-Li Lan, Yen-De Lee, Chih-Jung Ni
-
Publication number: 20210175418Abstract: A resistive random access memory including first and second electrodes, a resistance variable layer, first and second metal layers and a resistance stabilizing layer is provided. The second electrode is disposed on the first electrode. The resistance variable layer is disposed between the first and second electrodes. The first metal layer is disposed between the resistance variable layer and the second electrode. The second metal layer is disposed between the first metal layer and the second electrode. The resistance stabilizing layer is disposed between the first and second metal layers. The oxygen content of the resistance variable layer is higher than that of the first metal layer, the oxygen content of the first metal layer is higher than that of the resistance stabilizing layer, the oxygen content of the resistance stabilizing layer is higher than that of the second metal layer.Type: ApplicationFiled: December 10, 2019Publication date: June 10, 2021Applicant: Winbond Electronics Corp.Inventors: Po-Yen Hsu, Bo-Lun Wu, Ping-Kun Wang, Ming-Che Lin, Yu-Ting Chen, Chang-Tsung Pai, Shao-Ching Liao, Chi-Ching Liu
-
Patent number: 10978336Abstract: A method of manufacturing a semiconductor device includes forming a first dielectric layer and a through hole passing through the first dielectric layer over a substrate; forming a plurality of dummy contacts in the through hole; forming a plurality of first dummy wires on the plurality of dummy contacts; filling a second dielectric layer between the plurality of first dummy wires, wherein the second dielectric layer has a first air gap; removing the dummy contacts and the first dummy wires to expose the through hole, thereby forming a first wiring trench over the through hole; and forming a contact and a first wire in the through hole and the first wiring trench.Type: GrantFiled: December 5, 2019Date of Patent: April 13, 2021Assignee: Winbond Electronics Corp.Inventors: Cheng-Hui Tu, Chi-Ching Liu, Ting-Ying Shen, Yen-De Lee, Ping-Kun Wang
-
Publication number: 20210057640Abstract: A method of fabricating a semiconductor device includes the following steps. A plurality of doped regions are formed in a substrate. A first dielectric layer is formed on the substrate. A plurality of first contacts and second contacts are formed in the first dielectric layer to be connected to the plurality of doped regions. A memory element is formed on the first dielectric layer. The memory element is electrically connected to the second contact. A second dielectric layer is formed on the first dielectric layer. The second dielectric layer surrounds the memory element. A conductive line is formed in the second dielectric layer. A top surface of the conductive line is at a same level as a top surface of the memory element, and the conductive line is electrically connected to the plurality of first contacts.Type: ApplicationFiled: August 12, 2020Publication date: February 25, 2021Applicant: Winbond Electronics Corp.Inventors: Wen-Chia Ou, Chih-Chao Huang, Min-Chih Wei, Yu-Ting Chen, Chi-Ching Liu
-
Publication number: 20210012839Abstract: Provided is a resistive random access memory (RRAM) including at least one memory cell. The at least one memory cell includes a top electrode, a bottom electrode, a data storage layer, an oxygen gettering layer, a first barrier layer, and an oxygen supplying layer. The data storage layer is disposed between the top electrode and the bottom electrode. The oxygen gettering layer is disposed between the data storage layer and the top electrode. The first barrier layer is disposed between the oxygen gettering layer and the data storage layer. The oxygen supplying layer is disposed between the oxygen gettering layer and the top electrode and/or between the oxygen gettering layer and the first barrier layer.Type: ApplicationFiled: May 13, 2020Publication date: January 14, 2021Applicant: Winbond Electronics Corp.Inventors: Ping-Kun Wang, Ming-Che Lin, Yu-Ting Chen, Chang-Tsung Pai, Shao-Ching Liao, Chi-Ching Liu
-
Publication number: 20210013408Abstract: A resistive random access memory is provided. The resistive random access memory includes a bottom electrode, a metal oxide layer including a plurality of conductive filament regions formed on the bottom electrode, and a plurality of top electrodes formed on the metal oxide layer, corresponding to the respective conductive filament regions. Each of the conductive filament regions has a bottom portion and a top portion. The width of the bottom portion is greater than that of the top portion. The conductive filament regions include oxygen vacancies, and regions other than the conductive filament regions in the metal oxide layer are nitrogen-containing regions.Type: ApplicationFiled: July 7, 2020Publication date: January 14, 2021Inventors: Chang-Tsung PAI, Ming-Che LIN, Chi-Ching LIU, He-Hsuan CHAO, Chia-Wen CHENG
-
Publication number: 20200235001Abstract: A method of manufacturing a semiconductor device includes forming a first dielectric layer and a through hole passing through the first dielectric layer over a substrate; forming a plurality of dummy contacts in the through hole; forming a plurality of first dummy wires on the plurality of dummy contacts; filling a second dielectric layer between the plurality of first dummy wires, wherein the second dielectric layer has a first air gap; removing the dummy contacts and the first dummy wires to expose the through hole, thereby forming a first wiring trench over the through hole; and forming a contact and a first wire in the through hole and the first wiring trench.Type: ApplicationFiled: December 5, 2019Publication date: July 23, 2020Inventors: Cheng-Hui TU, Chi-Ching LIU, Ting-Ying SHEN, Yen-De LEE, Ping-Kun WANG
-
Patent number: 10636486Abstract: A resistive memory including a first storage circuit, a verification circuit, a second storage circuit and a control circuit is provided. The first storage circuit includes various cell groups. Each of the cell groups includes at least one memory cell. The verification circuit is coupled to the first storage circuit to verify whether a specific operation performed on at least one of the memory cells was successful. The second storage circuit includes various flag bits. Each of the flag bits corresponds to a cell group. In a reset period, the control circuit is configured to perform a first reset operation or a second reset operation on a first memory cell of a specific cell group among the cell groups according to a specific flag bit corresponding to the specific cell group.Type: GrantFiled: March 26, 2019Date of Patent: April 28, 2020Assignee: WINBOND ELECTRONICS CORP.Inventors: Ping-Kun Wang, Shao-Ching Liao, He-Hsuan Chao, Chen-Lung Huang, Chi-Ching Liu, Chien-Min Wu
-
Publication number: 20090101059Abstract: A solar energy handle for a bicycle is located at a bicycle body and includes a handle body, a solar energy board, a battery set, at least one alarm and a control system. The handle body has a left handle and a right handle. The solar energy board is located at the handle body for absorbing the solar energy and converting the solar energy into electric power. The battery set is connected with the solar energy board for storing the electric power. The alarm is connected with the battery set. The control system is located at the handle body. Thereby, the solar energy is converted into the electric power and is stored in the battery set. The user uses the control system to turn on or turn off the alarm. The power is saved. It is good for the environmental protection, and it is convenient for the user.Type: ApplicationFiled: October 19, 2007Publication date: April 23, 2009Inventor: Chi-Ching Liu