Patents by Inventor Chia-Jung Chen
Chia-Jung Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145403Abstract: An electronic package is provided, in which electronic elements and at least one packaging module including a semiconductor chip and a shielding structure covering the semiconductor chip are disposed on a carrier structure, an encapsulation layer encapsulates the electronic elements and the packaging module, and a shielding layer is formed on the encapsulation layer and in contact with the shielding structure. Therefore, the packaging module includes the semiconductor chip and the shielding structure and has a chip function and a shielding wall function simultaneously.Type: ApplicationFiled: February 6, 2023Publication date: May 2, 2024Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chih-Hsien CHIU, Wen-Jung TSAI, Chih-Chiang HE, Ko-Wei CHANG, Chia-Yang CHEN
-
Patent number: 11963969Abstract: Provided is a pharmaceutical composition including gastrodin and a use thereof for the prevention or the treatment of amyotrophic lateral sclerosis. The pharmaceutical composition is effective in reducing neuronal axon degeneration and neurofibromin accumulation, improving symptoms of amyotrophic lateral sclerosis and extending life of patients of amyotrophic lateral sclerosis.Type: GrantFiled: September 16, 2022Date of Patent: April 23, 2024Assignee: BUDDHIST TZU CHI MEDICAL FOUNDATIONInventors: Chia-Yu Chang, Shinn-Zong Lin, Hsiao-Chien Ting, Hui-I Yang, Horng-Jyh Harn, Hong-Lin Su, Ching-Ann Liu, Yu-Shuan Chen, Tzyy-Wen Chiou, Tsung-Jung Ho
-
Patent number: 11960769Abstract: A memory device includes a command decoder that implements security logic to detect a command sequence to read a security region of a memory array with continuous encrypted data and to output/input specific contexts for the data. Output/input of specific contexts can be during a dummy cycle to achieve greater performance. A host interfacing can, for example, execute a single command to both get the encrypted data and specific contexts that were used to encrypt the data. Our technology can implement transferring data on the system bus in ciphertext and encrypted by a different Nonce or a different session key than used in a previous transfer operation. In this way, data will be represented with different ciphertext on the bus at different sessions; thereby defending against a replay attack.Type: GrantFiled: May 25, 2022Date of Patent: April 16, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chia-Jung Chen, Chin-Hung Chang, Ken-Hui Chen
-
Patent number: 11937932Abstract: An acute kidney injury predicting system and a method thereof are proposed. A processor reads the data to be tested, the detection data, the machine learning algorithm and the risk probability comparison table from a main memory. The processor trains the detection data according to the machine learning algorithm to generate an acute kidney injury prediction model, and inputs the data to be tested into the acute kidney injury prediction model to generate an acute kidney injury characteristic risk probability and a data sequence table. The data sequence table lists the data to be tested in sequence according to a proportion of each of the data to be tested in the acute kidney injury characteristics. The processor selects one of the medical treatment data from the risk probability comparison table according to the acute kidney injury characteristic risk probability.Type: GrantFiled: July 8, 2022Date of Patent: March 26, 2024Assignees: TAICHUNG VETERANS GENERAL HOSPITAL, TUNGHAI UNIVERSITYInventors: Chieh-Liang Wu, Chun-Te Huang, Cheng-Hsu Chen, Tsai-Jung Wang, Kai-Chih Pai, Chun-Ming Lai, Min-Shian Wang, Ruey-Kai Sheu, Lun-Chi Chen, Yan-Nan Lin, Chien-Lun Liao, Ta-Chun Hung, Chien-Chung Huang, Chia-Tien Hsu, Shang-Feng Tsai
-
Publication number: 20240097662Abstract: An integrated circuit includes an upper threshold circuit configured to set a logic level of a first enabling signal, a lower threshold circuit configured to set a logic level of a second enabling signal, and a control circuit configured to change an output voltage signal in response to a condition that the logic level of the first enabling signal and the logic level of the second enabling signal are changed consecutively. In the control circuit, a first switch is electrically connected to a second switch at a buffer output node. The control circuit includes a regenerative circuit configured to maintain the output voltage signal at the buffer output node while each of the first switch and the second switch is at a disconnected state.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Inventors: Yu-Kai TSAI, Chia-Hui CHEN, Chia-Jung CHANG
-
Publication number: 20230386541Abstract: A memory device comprises an array of memory cells, a physically unclonable function PUF circuit in the memory device to generate a PUF code, a data path connecting a first circuit to a second circuit in the memory device coupled to the array of memory cells, and logic circuitry to encode data on the data path from the first circuit using the PUF code to produce encoded data, and to provide the encoded data to the second circuit.Type: ApplicationFiled: August 8, 2023Publication date: November 30, 2023Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Hung CHANG, Chia-Jung CHEN, Ken-Hui CHEN, Kuen-Long CHANG
-
Publication number: 20230315340Abstract: A memory device includes a command decoder that implements security logic to detect a command sequence to read a security region of a memory array with continuous encrypted data and to output/input specific contexts for the data. Output/input of specific contexts can be during a dummy cycle to achieve greater performance. A host interfacing can, for example, execute a single command to both get the encrypted data and specific contexts that were used to encrypt the data. Our technology can implement transferring data on the system bus in ciphertext and encrypted by a different Nonce or a different session key than used in a previous transfer operation. In this way, data will be represented with different ciphertext on the bus at different sessions; thereby defending against a replay attack.Type: ApplicationFiled: May 25, 2022Publication date: October 5, 2023Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chia-Jung CHEN, Chin-Hung CHANG, Ken-Hui CHEN
-
Patent number: 11763867Abstract: A memory device comprises an array of memory cells, a physically unclonable function PUF circuit in the memory device to generate a PUF code, a data path connecting a first circuit to a second circuit in the memory device coupled to the array of memory cells, and logic circuitry to encode data on the data path from the first circuit using the PUF code to produce encoded data, and to provide the encoded data to the second circuit.Type: GrantFiled: June 7, 2022Date of Patent: September 19, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Hung Chang, Chia-Jung Chen, Ken-Hui Chen, Kuen-Long Chang
-
Publication number: 20230259301Abstract: Systems, devices, methods, and circuits for managing secure writes in semiconductor devices. In one aspect, a semiconductor device includes a memory array and logic circuitry coupled to the memory array. The logic circuitry is configured to execute a secure write operation in the memory array in response to receiving encrypted information. The encrypted information includes at least one of information of data to be written, an option code, or multiple addresses in the memory array, the option code specifying a way of writing the data on at least one of the multiple addresses in the memory array.Type: ApplicationFiled: August 4, 2022Publication date: August 17, 2023Applicant: Macronix International Co., Ltd.Inventors: Chin-Hung Chang, Chia-Jung Chen, Ken-Hui Chen, Chun-Hsiung Hung
-
Publication number: 20230251782Abstract: A memory device and an associated control method are provided. The memory device includes a non-volatile memory array and a memory control circuit. The non-volatile memory array includes M secured memory zones. The memory control circuit is electrically connected to the non-volatile memory array. The memory control circuit provides a set of mapping information and searches a request key in the set of mapping information. The set of mapping information represents correspondences between N access keys and the M secured memory zones. The memory control circuit acquires at least one of the M secured memory zones if the request key is one of the N access keys, and performs an access command to the at least one of the M secured memory zones. M and N are positive integers.Type: ApplicationFiled: August 5, 2022Publication date: August 10, 2023Inventors: Chin-Hung CHANG, Chia-Jung CHEN, Ken-Hui CHEN, Chun-Hsiung HUNG
-
Publication number: 20230144588Abstract: A ventilator mask and a joint thereof are provided. The ventilator mask includes a ventilator mask body and the joint. The joint includes a joint body, an upper cover, and a perforated cover. The joint body includes a first end portion, a second end portion, and a third end portion. The first end portion is configured to be movably connected to the ventilator mask body. The third end portion is configured to communicate with an oxygen source. An opening is disposed between the first and second end portions. The upper cover is pivotally connected to the joint body for closing or opening the opening. The perforated cover is disposed on the second end portion. The perforated cover has a through hole for insertion of a tube. The ventilator mask can be airtightly fitted to the patient’s face. There is no need to remove the ventilator mask for performing sputum suction.Type: ApplicationFiled: October 31, 2022Publication date: May 11, 2023Inventors: YI-FONG JHUO, MEI-CHIN HUNG, HSING-LONG LIN, ZU-CHUN LIN, CHIA-JUNG CHEN
-
Patent number: 11520933Abstract: A memory chip comprises a first memory controller, a first data storage zone, a security unit and an address configuration unit. The first data storage zone is coupled to the first memory controller, and represented by a first physical address range. The security unit is coupled to the first memory controller. The address configuration unit is coupled to the first memory controller. The memory chip is configured to be coupled between a host controller and another memory chip. The another memory chip comprises a second data storage zone represented by a second physical address range. The address configuration unit records one or more relationships of a logical address range corresponding to the first physical address range and the second physical address range. The security unit is configured to encrypt and decrypt data in the first data storage zone and the second data storage zone.Type: GrantFiled: December 24, 2019Date of Patent: December 6, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Kuen-Long Chang, Chia-Jung Chen, Chin-Hung Chang, Ken-Hui Chen
-
Publication number: 20220301609Abstract: A memory device comprises an array of memory cells, a physically unclonable function PUF circuit in the memory device to generate a PUF code, a data path connecting a first circuit to a second circuit in the memory device coupled to the array of memory cells, and logic circuitry to encode data on the data path from the first circuit using the PUF code to produce encoded data, and to provide the encoded data to the second circuit.Type: ApplicationFiled: June 7, 2022Publication date: September 22, 2022Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Hung CHANG, Chia-Jung CHEN, Ken-Hui CHEN, Kuen-Long CHANG
-
Publication number: 20220233799Abstract: A ventilator-weaning timing prediction system, a program product therefor, and methods for building and using the same are disclosed to help a physician to determine a timing for a ventilator-using patient to try to weaning or completely wean from mechanical ventilation using AI-based prediction.Type: ApplicationFiled: January 27, 2021Publication date: July 28, 2022Inventors: Jhi-Joung Wang, Hung-Jung Lin, Kuo-Chen Cheng, Shian-Chin Ko, Chin-Ming Chen, Shu-Chen Hsing, Mei-Yi Sung, Chung-Feng Liu, Chia-Jung Chen
-
Patent number: 11380379Abstract: A memory device comprises an array of memory cells, a physically unclonable function PUF circuit in the memory device to generate a PUF code, a data path connecting a first circuit to a second circuit in the memory device coupled to the array of memory cells, and logic circuitry to encode data on the data path from the first circuit using the PUF code to produce encoded data, and to provide the encoded data to the second circuit.Type: GrantFiled: November 2, 2020Date of Patent: July 5, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Hung Chang, Chia-Jung Chen, Ken-Hui Chen, Kuen-Long Chang
-
Publication number: 20220139434Abstract: A memory device comprises an array of memory cells, a physically unclonable function PUF circuit in the memory device to generate a PUF code, a data path connecting a first circuit to a second circuit in the memory device coupled to the array of memory cells, and logic circuitry to encode data on the data path from the first circuit using the PUF code to produce encoded data, and to provide the encoded data to the second circuit.Type: ApplicationFiled: November 2, 2020Publication date: May 5, 2022Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Hung CHANG, Chia-Jung CHEN, Ken-Hui CHEN, Kuen-Long CHANG
-
Patent number: 11264063Abstract: A memory device, including a secure command decoder implementing security logic configured to detect commands carrying an encrypted immediate data payload from a requesting host, authenticate the host as source of the command, decode the immediate data and perform a memory access command called for by a command portion of the decrypted immediate data upon the storage cells of the memory device using the non-command portion of the decrypted immediate data, as well as to encrypt any result from executing the command portion prior to returning the result to the requesting host, and an input/output interface for I/O data units supporting multiple hosts.Type: GrantFiled: April 16, 2020Date of Patent: March 1, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chia-Jung Chen, Chin-Hung Chang, Ken-Hui Chen
-
Patent number: 11142460Abstract: The present disclosure provides a method for repairing defect of graphene, including: firstly introducing a composite fluid containing a reactive compound and a supercritical fluid to a reactor where the graphene powder has been placed, and impregnating the graphene powder with the composite fluid to passivate and repair the defect of graphene, wherein the reactive compound includes carbon, hydrogen, nitrogen, silicon or oxygen element; and separating the composite fluid from the graphene powder, simultaneously using molecular sieves to absorb the graphene from the composite fluid. The present disclosure further provides the graphene powder prepared by the method above. With the method of the present disclosure, it effectively reduces the ratio of the defect of the graphene, increases the content of the graphene, and has less-layer graphene with high thermal conductivity and electrical conductivity.Type: GrantFiled: May 15, 2019Date of Patent: October 12, 2021Assignee: XSENSE TECHNOLOGY CORPORATIONInventors: Zhen-Yu Li, Po-Min Tu, Chia-Jung Chen, Yeu-Wen Huang
-
Patent number: 11050569Abstract: A memory device can include a memory, and an interface to receive a memory command sequence. A message authentication code MAC is provided with the command sequence. Control circuits on the device include a command decoder to decode a received command sequence and to execute an identified memory operation. A message authentication engine includes logic to compute a value of a message authentication code to be matched with the received message authentication code based on the received command sequence and a stored key. The device can store a plurality of keys associated with one or more memory zones in the memory. Logic on the device prevents completion of the memory operation identified by the command sequence if the value computed does not match the received message authentication code.Type: GrantFiled: August 14, 2019Date of Patent: June 29, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chia-Jung Chen, Chin-Hung Chang, Kuen-Long Chang
-
Patent number: 10969991Abstract: A multi-chip package, a controlling method of the multi-chip package and a security chip are provided. The multi-chip package includes a memory chip and a security chip. The security chip is coupled between the memory chip and a host. The security chip includes a processing circuit. The processing circuit is for enabling a security path to input an input-output signal into the processing circuit for executing a security procedure and accessing the memory chip, if a command is received by the processing circuit and the command includes a security requirement.Type: GrantFiled: August 15, 2018Date of Patent: April 6, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chia-Jung Chen, Chin-Hung Chang, Ken-Hui Chen