Patents by Inventor Chiayao S. Tung
Chiayao S. Tung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10741142Abstract: One or more resistors or resistances are integrated in a 7-bit DVR or PVCOM integrated circuit. A 7-bit DVR or PVCOM integrated circuit includes a 7-bit DAC. The integrated resistors or resistances (R1, R2, or RSET, or any combination) reduces the number of external components, reduces the number of pins, and increases the accuracy of the DVR or PVCOM circuit. The least significant bit (LSB) of the DAC depends only on ratios of internal resistors, which can be made very accurate and independent of temperature.Type: GrantFiled: September 5, 2017Date of Patent: August 11, 2020Assignee: IML InternationalInventors: Alberto Giovanni Viviani, ChinFa Kao, Chiayao S. Tung
-
Patent number: 9754550Abstract: One or more resistors or resistances are integrated in a 7-bit DVR or PVCOM integrated circuit. A 7-bit DVR or PVCOM integrated circuit includes a 7-bit DAC. The integrated resistors or resistances (R1, R2, or RSET, or any combination) reduces the number of external components, reduces the number of pins, and increases the accuracy of the DVR or PVCOM circuit. The least significant bit (LSB) of the DAC depends only on ratios of internal resistors, which can be made very accurate and independent of temperature.Type: GrantFiled: January 17, 2017Date of Patent: September 5, 2017Assignee: IML InternationalInventors: Alberto Giovanni Viviani, ChinFa Kao, Chiayao S. Tung
-
Patent number: 9548723Abstract: One or more resistors or resistances are integrated in a 7-bit DVR or PVCOM integrated circuit. A 7-bit DVR or PVCOM integrated circuit includes a 7-bit DAC. The integrated resistors or resistances (R1, R2, or RSET, or any combination) reduces the number of external components, reduces the number of pins, and increases the accuracy of the DVR or PVCOM circuit. The least significant bit (LSB) of the DAC depends only on ratios of internal resistors, which can be made very accurate and independent of temperature.Type: GrantFiled: October 20, 2015Date of Patent: January 17, 2017Assignee: IML InternationalInventors: Alberto Giovanni Viviani, ChinFa Kao, Chiayao S. Tung
-
Patent number: 9478978Abstract: A method includes: detecting one of a short-to-ground condition and a short-to-supply condition at an output node; after a delay, selectively activating a feedback control transistor according to the detecting; detecting a first current passing through a first transistor using a second transistor sized to be smaller than the first transistor; mirroring the detected current using a plurality of transistors to form a feedback current; and providing the feedback current to a gate electrode of the first transistor according to the selectively activating the feedback control transistor.Type: GrantFiled: June 9, 2015Date of Patent: October 25, 2016Assignee: IML InternationalInventors: Chia-Te Fu, Sintiat Te, Chiayao S. Tung
-
Patent number: 9166566Abstract: One or more resistors or resistances are integrated in a 7-bit DVR or PVCOM integrated circuit. A 7-bit DVR or PVCOM integrated circuit includes a 7-bit DAC. The integrated resistors or resistances (R1, R2, or RSET, or any combination) reduces the number of external components, reduces the number of pins, and increases the accuracy of the DVR or PVCOM circuit. The least significant bit (LSB) of the DAC depends only on ratios of internal resistors, which can be made very accurate and independent of temperature.Type: GrantFiled: April 13, 2015Date of Patent: October 20, 2015Assignee: IML InternationalInventors: Alberto Giovanni Viviani, ChinFa Kao, Chiayao S. Tung
-
Patent number: 9054527Abstract: In one embodiment, a method includes: detecting one of a short-to-ground condition and a short-to-supply condition at an output node; after a delay, selectively activating a feedback control transistor according to the detecting; detecting a first current passing through a first transistor using a second transistor sized to be smaller than the first transistor; mirroring the detected current using a plurality of transistors to form a feedback current; and providing the feedback current to a gate electrode of the first transistor according to the selectively activating the feedback control transistor.Type: GrantFiled: March 14, 2013Date of Patent: June 9, 2015Assignee: IML InternationalInventors: Chia-Te Fu, Sintiat Te, Chiayao S. Tung
-
Patent number: 9007098Abstract: One or more resistors or resistances are integrated in a 7-bit DVR or PVCOM integrated circuit. 7-bit DVR or PVCOM integrated circuit includes a 7-bit DAC. The integrated resistors or resistances (R1, R2, or RSET, or any combination) reduces the number of external components, reduces the number of pins, increases the accuracy of the DVR or PVCOM circuit. The least significant bit (LSB) of the DAC depends only on ratios of internal resistors, which can be made very accurate and independent of temperature.Type: GrantFiled: March 1, 2013Date of Patent: April 14, 2015Assignee: IML InternationalInventors: Alberto Giovanni Viviani, ChinFa Kao, Chiayao S. Tung
-
Patent number: 8154346Abstract: In one embodiment, a method includes: detecting one of a short-to-ground condition and a short-to-supply condition at an output node; selectively activating a feedback control transistor according to the detecting; detecting a first current passing through a first transistor using a second transistor sized to be smaller than the first transistor; mirroring the detected current using a plurality of transistors to form a feedback current; and providing the feedback current to a gate electrode of the first transistor according to the selectively activating the feedback control transistor.Type: GrantFiled: November 2, 2010Date of Patent: April 10, 2012Assignee: IML International LtdInventor: Chiayao S. Tung
-
Publication number: 20110115564Abstract: In one embodiment, a method includes: detecting one of a short-to-ground condition and a short-to-supply condition at an output node; selectively activating a feedback control transistor according to the detecting; detecting a first current passing through a first transistor using a second transistor sized to be smaller than the first transistor; mirroring the detected current using a plurality of transistors to form a feedback current; and providing the feedback current to a gate electrode of the first transistor according to the selectively activating the feedback control transistor.Type: ApplicationFiled: November 2, 2010Publication date: May 19, 2011Inventor: Chiayao S. Tung
-
Patent number: 7167527Abstract: In one aspect, apparatus and method are provided for communicating data in the form of transmission symbols conveyed in a carrier signal, wherein each transmission symbol is from a symbol set comprising a plurality of symbols which are collectively capable of representing any combination of values for at least three bits of data, wherein each symbol of the symbol set is defined with at most one transition of signal level in the carrier signal. In another aspect, apparatus and method are provided for communicating any combination of values for at least three data bits in the form of a respective transmission symbol conveyed in a carrier signal, wherein the transmission symbol is uniquely defined by a respective combination of a signal level transition, a lack of signal level transition, a signal region, and a cross-over between signal regions in the carrier signal.Type: GrantFiled: May 2, 2002Date of Patent: January 23, 2007Assignee: Integrated Memory Logic, Inc.Inventors: Yong E. Park, Shuen-Chin Chang, Chiayao S. Tung
-
Patent number: 7043657Abstract: A synchronous bus system includes a clock line having a forward direction clock segment and a reverse direction clock segment connected to each of a plurality of devices. The forward direction clock segment carries a forward direction clock signal, and the reverse direction clock segment carries a reverse direction clock signal. Synchronization clock circuitry, provided in each device, receives the forward direction clock signal and the reverse direction clock signal. Using the received clock signals, the synchronization clock circuitry derives a universal synchronization clock signal which is synchronous throughout all devices. Skew correction circuitry, provided in at least a portion of the devices, corrects for skew between the universal synchronization clock signal and one or more data signals for transferring data between devices.Type: GrantFiled: October 8, 2003Date of Patent: May 9, 2006Assignee: Integrated Memory Logic, Inc.Inventors: Jeongsik Yang, Young Gon Kim, Chiayao S. Tung, Shuen-Chin Chang, Yong E. Park
-
Patent number: 6937664Abstract: An apparatus for providing multi-symbol signaling includes a multi-symbol encoder circuit. The multi-symbol encoder circuit is operable to encode data into a plurality of symbols, each symbol uniquely defined by a signal transition and a signal region in a carrier signal. A driver circuit, coupled to the multi-symbol encoder circuit, is operable to drive the carrier signal.Type: GrantFiled: July 18, 2000Date of Patent: August 30, 2005Assignee: Integrated Memory Logic, Inc.Inventors: Yong E. Park, Jeongsik Yang, Shuen-Chin Chang, Young Gon Kim, Chiayao S. Tung, Cindy Y. Ng
-
Patent number: 6647506Abstract: A synchronous bus system includes a clock line having a forward direction clock segment and a reverse direction clock segment connected to each of a plurality of devices. The forward direction clock segment carries a forward direction clock signal, and the reverse direction clock segment carries a reverse direction clock signal. Synchronization clock circuitry, provided in each device, receives the forward direction clock signal and the reverse direction clock signal. Using the received clock signals, the synchronization clock circuitry derives a universal synchronization clock signal which is synchronous throughout all devices. Skew correction circuitry, provided in at least a portion of the devices, corrects for skew between the universal synchronization clock signal and one or more data signals for transferring data between devices.Type: GrantFiled: November 30, 1999Date of Patent: November 11, 2003Assignee: Integrated Memory Logic, Inc.Inventors: Jeongsik Yang, Young Gon Kim, Chiayao S. Tung, Shuen-Chin Chang, Yong E. Park
-
Patent number: 6477592Abstract: An I/O interface circuit includes an output buffer circuit and an input buffer circuit. The output buffer circuit can receive a first stream of data elements for output from the semiconductor chip, add a separate reference element for each data element in the first stream, and generate a first data transmission signal representing the data elements of the first stream and the respective reference elements. The input buffer circuit can receive a second data transmission signal representing data elements of a second stream and respective reference elements for the data elements of the second stream, sample the second data transmission signal to obtain voltage values for each data element of the second stream and the respective reference element, and interpret the voltage value for each data element of the second stream against the voltage value for the respective reference element in order to recover the data elements of the second stream.Type: GrantFiled: August 6, 1999Date of Patent: November 5, 2002Assignee: Integrated Memory Logic, Inc.Inventors: Jawji Chen, Shuen-Chin Chang, Yong E. Park, Cindy Yuklin Ng, Chiayao S. Tung, Jeongsik Yang