Patents by Inventor Chien An Lee
Chien An Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11987431Abstract: A top-opening substrate carrier comprises a container body, a door member and at least one latching mechanism. The latching mechanism includes a rotary drive member, a first driven cam, a second driven cam, a first connecting rod, a second connecting rod, two longitudinal latching arms and two lateral latching arms. The first driven cam and the second driven cam are disposed at two sides of the rotary drive member. When the rotary drive member is rotated by force, it links and activates the first connecting rod and the second connecting rod to synchronously drive the first driven cam and the second driven cam to rotate, thereby driving the two longitudinal latching arms and the two lateral latching arms to project towards locking holes of the container body and locked, or retract from the locking holes of the container body and unlocked.Type: GrantFiled: March 27, 2023Date of Patent: May 21, 2024Assignee: GUDENG PRECISION INDUSTRIAL CO., LTD.Inventors: Ming-Chien Chiu, Yung-Chin Pan, Cheng-En Chung, Chih-Ming Lin, Po-Ting Lee, Wei-Chien Liu, Tzu-Ning Huang
-
Patent number: 11991824Abstract: A circuit board structure includes a first sub-circuit board, a second sub-circuit board, and a third sub-circuit board. The first sub-circuit board has an upper surface and a lower surface opposite to each other, and includes at least one first conductive through hole. The second sub-circuit board is disposed on the upper surface of the first sub-circuit board and includes at least one second conductive through hole. The third sub-circuit board is disposed on the lower surface of the first sub-circuit board and includes at least one third conductive through hole. At least two of the first conductive through hole, the second conductive through hole, and the third conductive through hole are alternately arranged in an axial direction perpendicular to an extending direction of the first sub-circuit board. The first, second and third sub-circuit boards are electrically connected to one another.Type: GrantFiled: September 26, 2021Date of Patent: May 21, 2024Assignee: Unimicron Technology Corp.Inventors: Tzyy-Jang Tseng, Cheng-Ta Ko, Pu-Ju Lin, Chi-Hai Kuo, Shao-Chien Lee, Ming-Ru Chen, Cheng-Chung Lo
-
Patent number: 11990182Abstract: An operation method for a memory device is provided. The memory device includes a two-terminal selector and a resistance variable storage element coupled to the two-terminal selector. The method includes providing a voltage pulse to the memory device. A voltage applied across the two-terminal selector during a falling part of the voltage pulse falls below a holding voltage of the two-terminal selector. A voltage falling rate of the falling part at which the voltage applied across the two-terminal selector reaches the holding voltage is raised for reducing threshold voltage drift of the two-terminal selector.Type: GrantFiled: January 18, 2022Date of Patent: May 21, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hengyuan Lee, Cheng-Hsien Wu, Yu-Sheng Chen, Elia Ambrosi, Chien-Min Lee, Xinyu Bao
-
Patent number: 11990845Abstract: A secondary controller applied to a secondary side of a power converter includes a control signal generation circuit and a gate control signal generation circuit. The gate control signal generation circuit generates a gate control signal, and generates an injection signal according to the gate control signal. When a superposition voltage is less than a reference voltage, the control signal generation circuit generates a gate pulse control signal, wherein the gate pulse control signal corresponds to an output voltage of the power converter and the injection signal, the gate control signal generation circuit is further used for generating a gate pulse signal according to the gate pulse control signal, and the gate pulse signal is used for making a primary side of the power converter turned on.Type: GrantFiled: May 31, 2022Date of Patent: May 21, 2024Assignee: Leadtrend Technology Corp.Inventors: Chung-Wei Lin, Hung-Ching Lee, Hong-Wei Lin, Tsung-Chien Wu
-
Patent number: 11985438Abstract: A pixel array includes a plurality of dark pixel sensors configured to generate dark current calibration information for a plurality of visible light pixel sensors included in the pixel array. The plurality of dark pixel sensors may generate respective dark current measurements for each of the plurality of visible light pixel sensors or for small subsets of the plurality of visible light pixel sensors. In this way, each of the plurality of visible light pixel sensors may be individually calibrated (or small subsets of the plurality of visible light pixel sensors may be individually calibrated) based on an estimated dark current experienced by each of the plurality of visible light pixel sensors. This may enable more accurate dark current calibration of the visible light pixel sensors included in the pixel array, and may be used to account for large differences in estimated dark currents for the visible light pixel sensors.Type: GrantFiled: March 18, 2021Date of Patent: May 14, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng-Chien Hsieh, Yun-Wei Cheng, Kuo-Cheng Lee
-
Patent number: 11982937Abstract: The invention discloses a reticle pod including a base and a lid mounted to the base. The base has a bottom surface having at least one first mark and at least one second mark. The first mark has a first reflectivity relative to a light source, and the second mark has a second reflectivity relative to the light source. The first reflectivity is different from the second reflectivity, and both are also different from that of the rest area of the bottom surface.Type: GrantFiled: January 12, 2021Date of Patent: May 14, 2024Assignee: GUDENG PRECISION INDUSTRIAL CO., LTD.Inventors: Chia-Ho Chuang, Hsing-Min Wen, Yi-Hsuan Lee, Hsin-Min Hsueh, Ming-Chien Chiu
-
Publication number: 20240155260Abstract: A pixel array includes a plurality of dark pixel sensors configured to generate dark current calibration information for a plurality of visible light pixel sensors included in the pixel array. The plurality of dark pixel sensors may generate respective dark current measurements for each of the plurality of visible light pixel sensors or for small subsets of the plurality of visible light pixel sensors. In this way, each of the plurality of visible light pixel sensors may be individually calibrated (or small subsets of the plurality of visible light pixel sensors may be individually calibrated) based on an estimated dark current experienced by each of the plurality of visible light pixel sensors. This may enable more accurate dark current calibration of the visible light pixel sensors included in the pixel array, and may be used to account for large differences in estimated dark currents for the visible light pixel sensors.Type: ApplicationFiled: January 18, 2024Publication date: May 9, 2024Inventors: Feng-Chien HSIEH, Yun-Wei CHENG, Kuo-Cheng LEE
-
Publication number: 20240144098Abstract: Aspects of the present disclosure provide an automated labeling system. For example, the automated labeling system can include an automated labeling module (ALM) configured to receive wireless signals and ground truth of learning object and label the wireless signals with the ground truth when receiving the ground truth to generate labeled training data. The automated labeling system can also include a training database coupled to the ALM. The training database can be configured to store the labeled training data.Type: ApplicationFiled: October 16, 2023Publication date: May 2, 2024Applicant: MEDIATEK INC.Inventors: Chao Peng WANG, Chia-Da LEE, Po-Yu CHEN, Hsiao-Chien CHIU, Yi-Cheng LU
-
Patent number: 11966107Abstract: An anti-peep display device includes a display module and an anti-peep module disposed on the display module. The anti-peep module includes the following features. The first light incident surface faces the display surface, the second and third light incident surfaces are located on opposite sides of the first light incident surface, the first condensing portion is disposed corresponding to the second light incident surface and the first light source, the second condensing portion is disposed corresponding to the third light incident surface and the second light source, the first and second condensing portions convert beams of the first and second light sources into anti-peep beams with a beam angle less than 10 degrees, and the optical microstructures reflect the anti-peep beams and exit the anti-peep beams from the light guide plate. The present invention also provides an anti-peep method applicable to the anti-peep display device.Type: GrantFiled: June 14, 2023Date of Patent: April 23, 2024Assignee: CHAMP VISION DISPLAY INC.Inventors: Chung-Hao Wu, Hsin-Hung Lee, Chin-Ku Liu, Chun-Chien Liao, Wei-Jhe Chien
-
Patent number: 11955173Abstract: First fire operations for an ovonic threshold switch (OTS) selector is provided. A first fire operation includes setting a peak amplitude of a voltage pulse, and performing at least one cycle, including: providing the voltage pulse to the OTS selector; sensing an output current passing through the OTS selector in response to the received voltage pulse; comparing a peak amplitude of the voltage pulse with a maximum peak amplitude ensuring initialization of the OTS selector; ending the first fire operation if the peak amplitude reaches the maximum peak amplitude; comparing the output current with a target current indicative of initialization of the OTS selector if the peak amplitude is lower than the maximum peak amplitude; ending the first fire operation if the output current reaches the target current; and setting another voltage pulse with a greater peak amplitude if the output current is lower than the target current.Type: GrantFiled: May 27, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Elia Ambrosi, Cheng-Hsien Wu, Hengyuan Lee, Chien-Min Lee, Xinyu Bao
-
Publication number: 20240113237Abstract: The present disclosure provides a semiconductor structure and a method of manufacturing the same. The semiconductor structure includes a sensing device, a solar cell, and an interconnecting structure. The solar cell is disposed above the sensing device and is electrically connected to the sensing device. The interconnecting structure is disposed between the sensing device and the solar cell and has a first surface facing the solar cell and a second surface facing the sensing devices. The interconnecting structure comprises a first energy storage component and a second energy storage component. The first energy storage component is disposed closer to the first surface of the interconnecting structure than the second energy storage component.Type: ApplicationFiled: January 10, 2023Publication date: April 4, 2024Inventors: FENG-CHIEN HSIEH, YUN-WEI CHENG, KUO-CHENG LEE, CHENG-MING WU, PING KUAN CHANG
-
Publication number: 20240114670Abstract: Techniques and apparatuses directed to component shielding are described in this document. A first aspect relates to a system including a printed circuit board (PCB) oriented along a first plane, a device on the PCB, and a component shield having a wall structure oriented perpendicular to the first plane and a cover structure connected to the wall structure. The system includes a housing structure oriented along a second plane that is substantially parallel to the first plane. The first and second planes define a shielded space within which the component shield and the device reside. The system further includes a shielding layer residing at least partially between the cover and housing structures. The shielding layer has an irregular cross-section along a fourth plane perpendicular to at least one of the first or second planes and a third plane. The irregular cross-section includes a protrusion that extends from the third plane.Type: ApplicationFiled: October 4, 2022Publication date: April 4, 2024Applicant: Google LLCInventors: Wen Shian Lin, Chien Hua Hsu, Shihwen Lee, Bing-Feng Wang, Chijer Wang
-
Patent number: 11948820Abstract: The present invention provides a latching guide structure arranged inside a door of semiconductor carrier. The latching guide structure comprises an upper latching part, a lower latching part, at least one elastic unit and a driver. Moreover, a first guiding portion of the upper latching part is matched with a second guiding portion of the lower latching part, therefore to define the installation space for the at least one elastic unit. On the other hand, the driver simultaneously actuates an upper actuating unit of the first guiding portion and a lower actuating unit of the second guiding portion to linearly move in reverse direction therebetween. The range of the linear motion of the upper actuating unit and the lower actuating unit represents the compression or extension of the at least one elastic unit, determining to control the open/close status of the upper latching part and the lower latching part.Type: GrantFiled: November 28, 2022Date of Patent: April 2, 2024Assignee: GUDENG PRECISION INDUSTRIAL CO., LTD.Inventors: Ming-Chien Chiu, Chih-Ming Lin, Cheng-Han Chou, Po-Ting Lee
-
Publication number: 20240105481Abstract: The present invention provides a latching guide structure arranged inside a door of semiconductor carrier. The latching guide structure comprises an upper latching part, a lower latching part, at least one elastic unit and a driver. Moreover, a first guiding portion of the upper latching part is matched with a second guiding portion of the lower latching part, therefore to define the installation space for the at least one elastic unit. On the other hand, the driver simultaneously actuates an upper actuating unit of the first guiding portion and a lower actuating unit of the second guiding portion to linearly move in reverse direction therebetween. The range of the linear motion of the upper actuating unit and the lower actuating unit represents the compression or extension of the at least one elastic unit, determining to control the open/close status of the upper latching part and the lower latching part.Type: ApplicationFiled: November 28, 2022Publication date: March 28, 2024Inventors: MING-CHIEN CHIU, CHIH-MING LIN, CHENG-HAN CHOU, PO-TING LEE
-
Patent number: 11940659Abstract: An optical integrated circuit (IC) structure includes: a substrate including a fiber slot formed in an upper surface of the substrate and extending from an edge of the substrate, and an undercut formed in the upper surface and extending from the fiber slot; a semiconductor layer disposed on the substrate; a dielectric structure disposed on the semiconductor layer; an interconnect structure disposed in the dielectric structure; a plurality of vents that extend through a coupling region of the dielectric structure and expose the undercut; a fiber cavity that extends through the coupling region of dielectric structure and exposes the fiber slot; and a barrier ring disposed in the dielectric structure, the barrier ring surrounding the interconnect structure and routed around the perimeter of the coupling region.Type: GrantFiled: August 30, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chen-Hao Huang, Hau-Yan Lu, Sui-Ying Hsu, Yuehying Lee, Chien-Ying Wu, Chia-Ping Lai
-
Publication number: 20240093357Abstract: A semiconductor device is manufactured by modifying an electromagnetic field within a deposition chamber. In embodiments in which the deposition process is a sputtering process, the electromagnetic field may be modified by adjusting a distance between a first coil and a mounting platform. In other embodiments, the electromagnetic field may be adjusted by applying or removing power from additional coils that are also present.Type: ApplicationFiled: November 21, 2023Publication date: March 21, 2024Inventors: Jen-Chun Wang, Ya-Lien Lee, Chih-Chien Chi, Hung-Wen Su
-
Publication number: 20240096923Abstract: The image sensing structure includes a first semiconductor device and a second semiconductor device. The first semiconductor device includes at least one first unit. The at least one first unit includes a plurality of first interconnects adjacent to the top side of the first semiconductor device, a row selector, and an analog-to-digital converter (ADC) connected to the row selectors. The second semiconductor device includes at least one second unit. The at least one second unit includes a photodiode facing the top side of the second semiconductor device. The photodiode is configured to receive the light incident on the top side of the second semiconductor device. The top side of the first semiconductor device is bonded to the bottom side of the second semiconductor device.Type: ApplicationFiled: January 6, 2023Publication date: March 21, 2024Inventors: FENG-CHIEN HSIEH, YUN-WEI CHENG, WEI-LI HU, KUO-CHENG LEE, CHENG-MING WU
-
Publication number: 20240079422Abstract: A pixel array includes octagon-shaped pixel sensors and a combination of visible light pixel sensors (e.g., red, green, and blue pixel sensors) and near infrared (NIR) pixel sensors. The color information obtained by the visible light pixel sensors and the luminance obtained by the NIR pixel sensors may be combined to increase the low-light performance of the pixel array, and to allow for low-light color images in low-light applications. The octagon-shaped pixel sensors may be interspersed in the pixel array with square-shaped pixel sensors to increase the utilization of space in the pixel array, and to allow for pixel sensors in the pixel array to be sized differently. The capability to accommodate different sizes of visible light pixel sensors and NIR pixel sensors permits the pixel array to be formed and/or configured to satisfy various performance parameters.Type: ApplicationFiled: April 27, 2023Publication date: March 7, 2024Inventors: Feng-Chien HSIEH, Yun-Wei CHENG, Kuo-Cheng LEE, Cheng-Ming WU
-
Publication number: 20240076993Abstract: A turbine vane in a gas turbine engine includes an inner platform, an outer platform, and a vane airfoil positioned therebetween. The vane airfoil includes a first cooling passage extending between the outer platform and the inner platform, and a second cooling passage extending between the outer platform and the inner platform. The second cooling passage is arranged downstream of the first cooling passage with respect to a flow direction. The turbine vane includes a jumper tube disposed between the second cooling passage and the inner platform. The jumper tube includes an inlet, an outlet, and a tube wall enclosing a hollow interior. The inlet is positioned a distance within the second cooling passage. The outlet is positioned at least partially through an aperture of the inner platform.Type: ApplicationFiled: January 6, 2021Publication date: March 7, 2024Inventors: Daniel Joo, Ching-Pang Lee, Gm Salam Azad, Sin Chien Siw
-
Patent number: D1018907Type: GrantFiled: November 15, 2021Date of Patent: March 19, 2024Assignee: CHENG UEI PRECISION INDUSTRY CO., LTD.Inventors: Yun-Chien Lee, Yi-Ching Hsu, Pei-Yi Lin, Yu-Hung Su, Sheng-Yuan Huang, Chun-Fu Lin