Patents by Inventor Chien-Chung Wang
Chien-Chung Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11984389Abstract: An integrated circuit package structure includes a circuit board, an integrated circuit die and a conductive stair structure. The circuit has an upper surface. The integrated circuit die is located on the upper surface of the circuit board. The conductive stair structure is located on the upper surface of the circuit board. The conductive stair structure includes steps along a first direction substantially perpendicular to the upper surface of the circuit board. The steps have different heights relative to the upper surface of the circuit board.Type: GrantFiled: April 23, 2023Date of Patent: May 14, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Chung Wang, Hsih-Yang Chiu
-
Patent number: 11969097Abstract: An inflatable product includes an inflatable chamber and a supplemental layer. The supplemental layer is disposed on the inflatable chamber. Further, the supplemental layer is directly or indirectly fixed to the inflatable chamber by sewing. The inflatable chamber is made of plastic. The material of the supplemental layer is different from that of the inflatable chamber.Type: GrantFiled: January 21, 2021Date of Patent: April 30, 2024Assignee: INNOVATOR PLASTIC & ELECTRONICS (HUIZHOU) CO LTDInventors: Cheng-Chung Wang, Chien-Hua Wang, Yao-Hua Wang
-
Patent number: 11966628Abstract: A memory device, includes a memory array for storing a plurality of vector data each of which has an MSB vector and a LSB vector. The memory array includes a plurality of memory units each of which has a first bit and a second bit. The first bit is used to store the MSB vector of each vector data, the second bit is used to store the LSB vector of each vector data. A bit line corresponding to each vector data executes one time of bit-line-setup, and reads the MSB vector and the LSB vector of each vector data according to the bit line. The threshold voltage distribution of each memory unit is divided into N states, where N is a positive integer and N is less than 2 to the power of 2, and the effective bit number stored by each memory unit is less than 2.Type: GrantFiled: June 2, 2022Date of Patent: April 23, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wei-Chen Wang, Han-Wen Hu, Yung-Chun Li, Huai-Mu Wang, Chien-Chung Ho, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 11944017Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes an insulation layer. A bottom electrode via is disposed in the insulation layer. The bottom electrode via includes a conductive portion and a capping layer over the conductive portion. A barrier layer surrounds the bottom electrode via. A magnetic tunneling junction (MTJ) is disposed over the bottom electrode via.Type: GrantFiled: May 5, 2023Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Tai-Yen Peng, Yu-Shu Chen, Chien Chung Huang, Sin-Yi Yang, Chen-Jung Wang, Han-Ting Lin, Jyu-Horng Shieh, Qiang Fu
-
Patent number: 11937932Abstract: An acute kidney injury predicting system and a method thereof are proposed. A processor reads the data to be tested, the detection data, the machine learning algorithm and the risk probability comparison table from a main memory. The processor trains the detection data according to the machine learning algorithm to generate an acute kidney injury prediction model, and inputs the data to be tested into the acute kidney injury prediction model to generate an acute kidney injury characteristic risk probability and a data sequence table. The data sequence table lists the data to be tested in sequence according to a proportion of each of the data to be tested in the acute kidney injury characteristics. The processor selects one of the medical treatment data from the risk probability comparison table according to the acute kidney injury characteristic risk probability.Type: GrantFiled: July 8, 2022Date of Patent: March 26, 2024Assignees: TAICHUNG VETERANS GENERAL HOSPITAL, TUNGHAI UNIVERSITYInventors: Chieh-Liang Wu, Chun-Te Huang, Cheng-Hsu Chen, Tsai-Jung Wang, Kai-Chih Pai, Chun-Ming Lai, Min-Shian Wang, Ruey-Kai Sheu, Lun-Chi Chen, Yan-Nan Lin, Chien-Lun Liao, Ta-Chun Hung, Chien-Chung Huang, Chia-Tien Hsu, Shang-Feng Tsai
-
Publication number: 20240099150Abstract: A method includes forming Magnetic Tunnel Junction (MTJ) stack layers, which includes depositing a bottom electrode layer; depositing a bottom magnetic electrode layer over the bottom electrode layer; depositing a tunnel barrier layer over the bottom magnetic electrode layer; depositing a top magnetic electrode layer over the tunnel barrier layer; and depositing a top electrode layer over the top magnetic electrode layer. The method further includes patterning the MTJ stack layers to form a MTJ; and performing a passivation process on a sidewall of the MTJ to form a protection layer. The passivation process includes reacting sidewall surface portions of the MTJ with a process gas comprising elements selected from the group consisting of oxygen, nitrogen, carbon, and combinations thereof.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Inventors: Tai-Yen Peng, Yu-Shu Chen, Sin-Yi Yang, Chen-Jung Wang, Chien Chung Huang, Han-Ting Lin, Jyu-Horng Shieh, Qiang Fu
-
Publication number: 20240075558Abstract: A processing method of a single crystal material includes the following steps. A single crystal material is provided as an object to be modified. The amorphous phase modification apparatus is used for emitting a femtosecond laser beam to process an internal portion of the object to be modified. The processing includes using a femtosecond laser beam to form a plurality of processing lines in the internal portion of the object to be modified, wherein each of the processing lines include a zigzag pattern processing, and a processing line spacing between the plurality of processing lines is in a range of 200 ?m to 600 ?m, wherein after the object to be modified is processed, a modified layer is formed in the object to be modified. Slicing or separating out a portion in the object to be modified that includes the modified layer.Type: ApplicationFiled: August 23, 2023Publication date: March 7, 2024Applicants: GlobalWafers Co., Ltd., mRadian Femto Sources Co., Ltd.Inventors: Chien Chung Lee, Bo-Kai Wang, Shang-Chi Wang, Chia-Chi Tsai, I-Ching Li
-
Patent number: 11915952Abstract: The present application provides a temperature control method, an apparatus, an electronic device and a storage medium for an etching workbench. A real-time temperature of an etching workbench and a real-time temperature of a temperature control fluid are acquired firstly; then, a temperature control instruction is determined according to the real-time temperature of the etching workbench, the real-time temperature of the temperature control fluid and a limit temperature; and finally, in response to the temperature control instruction, a target operating temperature of the etching workbench is stabilized within a preset range by a circulating temperature control fluid loop.Type: GrantFiled: June 7, 2021Date of Patent: February 27, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Yong Fang, Chien Chung Wang
-
Publication number: 20240063175Abstract: A method for preparing a semiconductor device includes providing an integrated circuit die having a bond pad. The bond pad includes aluminum (Al). The method also includes etching a top portion of the bond pad to form a recess, and bonding a wire bond to the recess in the bond pad. The wire bond includes copper (Cu).Type: ApplicationFiled: November 2, 2023Publication date: February 22, 2024Inventors: WEI-ZHONG LI, YI-TING SHIH, CHIEN-CHUNG WANG, HSIH-YANG CHIU
-
Patent number: 11899419Abstract: An integrated control management system includes an input output device. The input output device includes a database, a memory module, a first processing module, and a second processing module. The memory module receives and stores a plurality of integrated control commands, and one of the integrated control commands is generated based on a hardware control command for setting a hardware control transmitted by another input and output device. The first processing module reads the integrated control command from the memory module and obtains the hardware control data from the integrated control command. The first processing module updates the hardware control data to the database. The second processing module reads the database and updates the hardware control data stored in the database to another database in another input output device. The second processing module sets the hardware control based on the hardware control data stored in the database.Type: GrantFiled: November 11, 2021Date of Patent: February 13, 2024Assignee: MITAC COMPUTING TECHNOLOGY CORPORATIONInventors: Heng-Chia Hsu, Chen-Yin Lin, Yu-Shu Yeh, Chien-Chung Wang, Chin-Hung Tan
-
Patent number: 11876072Abstract: A method for preparing a semiconductor device includes providing an integrated circuit die having a bond pad. The bond pad includes aluminum (Al). The method also includes etching a top portion of the bond pad to form a recess, and bonding a wire bond to the recess in the bond pad. The wire bond includes copper (Cu).Type: GrantFiled: September 2, 2021Date of Patent: January 16, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Wei-Zhong Li, Yi-Ting Shih, Chien-Chung Wang, Hsih-Yang Chiu
-
Patent number: 11847467Abstract: A boot method for an embedded system is provided. The embedded system includes two mainboards each provided with a baseboard management controller (BMC), a non-volatile memory unit and a network adapter. When the embedded system is turned on, each of the BMCs performs a boot procedure, and then loads an operating system (OS) image file from a corresponding non-volatile memory unit to execute an operating system. When one BMC fails to load the OS image file or to execute the operating system, the BMC causes the corresponding network adapter to communicate with the other network adapter to acquire the OS image file from the non-volatile memory unit on the other mainboard, so as to replace the OS image file in the corresponding non-volatile memory unit, and directly loads the OS image thus acquired to execute the operating system.Type: GrantFiled: June 29, 2022Date of Patent: December 19, 2023Assignee: MITAC COMPUTING TECHNOLOGY CORPORATIONInventors: Yu-Shu Yeh, Heng-Chia Hsu, Chen-Yin Lin, Chien-Chung Wang, Chin-Hung Tan
-
Publication number: 20230307374Abstract: An embodiment semiconductor device may include a semiconductor die; one or more redistribution layers formed on a surface of the semiconductor die and electrically coupled to the semiconductor die; and an active or passive electrical device electrically coupled to the one or more redistribution layers. The active or passive electrical device may include a silicon substrate and a through-silicon-via formed in the silicon substrate. The active or passive electrical device may be configured as an integrated passive device including a deep trench capacitor or as a local silicon interconnect. The semiconductor device may further include a molding material matrix formed on a surface of the one or more redistribution layers such that the molding material matrix partially or completely surrounds the active or passive electrical device.Type: ApplicationFiled: August 12, 2022Publication date: September 28, 2023Inventors: Kuo-Chiang Ting, Tu-Hao Yu, Shun-Jang Laio, Chien-Chung Wang, Chia-Ching Lin
-
Publication number: 20230268258Abstract: An integrated circuit package structure includes a circuit board, an integrated circuit die and a conductive stair structure. The circuit has an upper surface. The integrated circuit die is located on the upper surface of the circuit board. The conductive stair structure is located on the upper surface of the circuit board. The conductive stair structure includes steps along a first direction substantially perpendicular to the upper surface of the circuit board. The steps have different heights relative to the upper surface of the circuit board.Type: ApplicationFiled: April 23, 2023Publication date: August 24, 2023Inventors: Chien-Chung WANG, Hsih-Yang CHIU
-
Publication number: 20230245826Abstract: A method of manufacturing a capacitor structure includes the following. A first, second, third, fourth, fifth, sixth and seventh portions of a contact layer arrange from periphery to center. A first-conductive layer contacting the first portion forms in an opening. A first-dielectric layer contacting the second portion forms on the first-conductive layer. A second-conductive layer forms on the first-dielectric layer. A second-dielectric layer contacting the third portion forms on the second-conductive layer. A third-conductive layer contacting the fourth portion forms on the second-dielectric layer. A third-dielectric layer contacting the fifth portion forms on the third-conductive layer. A fourth-conductive layer contacting the second-conductive layer forms on the third-dielectric layer. A fourth-dielectric layer contacting the sixth portion forms on the fourth-conductive layer. A fifth-conductive layer contacting the seventh portion forms on the fourth-dielectric layer.Type: ApplicationFiled: March 31, 2023Publication date: August 3, 2023Inventors: Chien-Chung WANG, Hsih-Yang CHIU
-
Patent number: 11676886Abstract: An integrated circuit package structure includes a circuit board, an integrated circuit die and a conductive stair structure. The circuit has an upper surface. The integrated circuit die is located on the upper surface of the circuit board. The conductive stair structure is located on the upper surface of the circuit board. The conductive stair structure includes steps along a first direction substantially perpendicular to the upper surface of the circuit board. The steps have different heights relative to the upper surface of the circuit board.Type: GrantFiled: May 18, 2021Date of Patent: June 13, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Chung Wang, Hsih-Yang Chiu
-
Publication number: 20230153255Abstract: A method of data synchronization is to be implemented by a redundant server system including an active input/output module (IOM) and a passive IOM. The method includes: allocating a primary transfer buffer in the active IOM; allocating a secondary transfer buffer in the passive IOM; collecting pieces of secondary dedicated-sensor data, and storing the pieces of secondary dedicated-sensor data in the primary transfer buffer at once; collecting pieces of primary dedicated-sensor data; after the pieces of primary dedicated-sensor data have been collected, updating the primary state data based on the pieces of primary dedicated-sensor data thus collected and the pieces of secondary dedicated-sensor data stored in the primary transfer buffer at once, and storing the primary state data thus updated in the secondary transfer buffer; and updating the secondary state data based on the primary state data that have been updated and that are stored in the secondary transfer buffer.Type: ApplicationFiled: November 3, 2022Publication date: May 18, 2023Applicant: Mitac Computing Technology CorporationInventors: Chin-Hung TAN, Heng-Chia HSU, Chien-Chung WANG, Yu-Shu YEH, Chen-Yin LIN
-
Patent number: 11651896Abstract: A capacitor structure is provided, which includes a contact layer, an insulating layer, a bottom conductive plate, a dielectric layer and a top conductive plate. The contact layer has first, second, third, fourth and fifth portions arranged from periphery to center. The insulating layer is disposed over the contact layer and has an opening exposing the contact layer. The bottom conductive plate is disposed in the opening and including first, second and third portions extending along a depth direction of the opening and separated from each other and in contact with the first, third and fifth portions of the contact layer, respectively. The dielectric layer is conformally disposed on the bottom conductive plate and in contact with the second and fourth portions of the contact layer. The top conductive plate is disposed on the dielectric layer. A method of manufacturing the capacitor is also provided.Type: GrantFiled: April 28, 2021Date of Patent: May 16, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Chung Wang, Hsih-Yang Chiu
-
Publication number: 20230069582Abstract: The present application provides a temperature control method, an apparatus, an electronic device and a storage medium for an etching workbench. A real-time temperature of an etching workbench and a real-time temperature of a temperature control fluid are acquired firstly; then, a temperature control instruction is determined according to the real-time temperature of the etching workbench, the real-time temperature of the temperature control fluid and a limit temperature; and finally, in response to the temperature control instruction, a target operating temperature of the etching workbench is stabilized within a preset range by a circulating temperature control fluid loop.Type: ApplicationFiled: June 7, 2021Publication date: March 2, 2023Inventors: Yong FANG, Chien Chung WANG
-
Patent number: D1024932Type: GrantFiled: March 10, 2022Date of Patent: April 30, 2024Assignee: WALSIN LIHWA CORPORATIONInventors: Ko-Ming Chen, Shih-Hsiang Wang, An-Hung Lin, Min-Chuan Wu, Shao-Pei Lin, Chien-Chung Ni, Chun-Ying Lin