Patents by Inventor Chih-An Chen
Chih-An Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240168324Abstract: A decoration panel includes a first substrate, a first transparent conductive element, a transparent structure, a second substrate, a second transparent conductive element, and a first cholesteric liquid crystal layer. The first transparent conductive element is disposed on the first substrate. The transparent structure is disposed on the first substrate. The second substrate is disposed opposite to the first substrate. The second transparent conductive element is disposed on the second substrate. The first cholesteric liquid crystal layer is disposed between the first transparent conductive element and the second transparent conductive element. A display apparatus is adapted to render a decoration pattern, and the decoration pattern corresponds to the transparent structure. Moreover, a display apparatus including the decoration panel is also provided.Type: ApplicationFiled: November 20, 2023Publication date: May 23, 2024Applicant: AUO CorporationInventors: Chien-Chuan Chen, Wei-Jen Su, Hsin Chiang Chiang, Chun-Han Lee, Peng-Yu Chen, Ko-Ruey Jen, Yung-Chih Chen
-
Publication number: 20240170063Abstract: A Content Addressable Memory (CAM) array includes a first and a second cell structure sharing a cell boundary. The first cell structure includes a first storage circuit and a first comparator circuit, the first comparator circuit includes a first transistor having a gate, a drain, and a source. The second cell structure includes a second storage circuit and a second comparator circuit, the second comparator circuit includes a second transistor having a gate, a drain, and a source. The CAM array further includes a first shared source contact landing on the source of the first transistor and the source of the second transistor. The first shared source contact connects the source of the first transistor to the source of the second transistor. And the first shared source contact extends across the shared cell boundary from the first cell structure to the second cell structure.Type: ApplicationFiled: April 17, 2023Publication date: May 23, 2024Inventors: Dian-Sheng Yu, Chien-Chih Chen, Jhon Jhy Liaw
-
Publication number: 20240170339Abstract: In a method of manufacturing a semiconductor device, an n-type source/drain epitaxial layer and a p-type source/drain epitaxial layer respectively formed, a dielectric layer is formed over the n-type source/drain epitaxial layer and the p-type source/drain epitaxial layer, a first opening is formed in the dielectric layer to expose a part of the n-type source/drain epitaxial layer and a second opening is formed in the dielectric layer to expose a part of the p-type source/drain epitaxial layer, and the n-type source/drain epitaxial layer and the p-type source/drain epitaxial layer respectively recessed. A recessing amount of the n-type source/drain epitaxial layer is different from a recessing amount of the p-type source/drain epitaxial layer.Type: ApplicationFiled: March 2, 2023Publication date: May 23, 2024Inventors: Te-Chih Hsiung, Yun-Hua Chen, Yang-Cheng Wu, Sheng-Hsun Fu, Wen-Kuo Hsieh, Chih-Yuan Ting, Huan-Just Lin, Bing-Sian Wu, Yi-Hsuan Chiu
-
Publication number: 20240170225Abstract: This invention describes a packaging structure for roll-type (wound-type) aluminum conductive polymer capacitor element. Two protective substrates are applied to sandwich a roll-type capacitor element in between with an insulating material surrounding the capacitor element also in between the protective substrates. The protective substrates comprise electrically separated anodic conductive pad and cathodic conductive pad on their surfaces and through holes that pass through the conductive pads. The capacitor element is oriented with its axis perpendicular to the two substrates. The anodic and cathodic leads of the capacitor element pass through the through holes. An anodic external terminal is plated over the anodic conductive pad and a cathodic external terminal is plated over the cathodic conductive pad so that the anodic external terminal is electrically connected to the anodic lead and the cathodic external terminal is electrically connected to the cathodic lead.Type: ApplicationFiled: November 22, 2022Publication date: May 23, 2024Inventors: Yu-Peng Chung, Chia-Wei Li, Wen Cheng Hsu, En-Ming Chen, Che-Chih Tsao
-
METHOD AND SYSTEM FOR CALCULATING PARAMETERS IN LARYNX IMAGE WITH ARTIFICIAL INTELLIGENCE ASSISTANCE
Publication number: 20240169533Abstract: A method for calculating parameters in a larynx image with an artificial intelligence assistance includes training a deep learning object detection software and a deep learning image recognition and segmentation software to extract a glottis image from a larynx image and recognize a membranous glottal gap; after receiving a larynx image, a plurality of larynx images captured frame-by-frame, or a larynx video that is captured when vocal folds are in a phonating state, extracting a glottis image by the deep learning object detection software; recognizing a membranous glottal gap in the glottis image and correspondingly outputting a membranous glottal gap filter by the deep learning image recognition and segmentation software; performing image processing of edge detection and image patching on the membranous glottal gap filter to clearly outline the membranous glottal gap and obtaining a medical parameter of several vocal fold anatomies from the clearly outlined membranous glottal gap.Type: ApplicationFiled: November 17, 2023Publication date: May 23, 2024Applicant: Changhua Christian Medical Foundation Changhua Christian HospitalInventors: ANDY CHEN, ACQUAH HACKMAN, MU-KUAN CHEN, CHIH-CHIN LIU -
Patent number: 11990429Abstract: A method includes bonding a second package component to a first package component, bonding a third package component to the first package component, attaching a dummy die to the first package component, encapsulating the second package component, the third package component, and the dummy die in an encapsulant, and performing a planarization process to level a top surface of the second package component with a top surface of the encapsulant. After the planarization process, an upper portion of the encapsulant overlaps the dummy die. The dummy die is sawed-through to separate the dummy die into a first dummy die portion and a second dummy die portion. The upper portion of the encapsulant is also sawed through.Type: GrantFiled: November 28, 2022Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Wei Wu, Ying-Ching Shih, Kung-Chen Yeh, Li-Chung Kuo, Pu Wang, Szu-Wei Lu
-
Patent number: 11986869Abstract: A method of cleaning includes placing a semiconductor device manufacturing tool component made of quartz on a support. A cleaning fluid inlet line is attached to a first open-ended tubular quartz projection extending from an outer main surface of the semiconductor device manufacturing tool component. A cleaning fluid is applied to the semiconductor device manufacturing tool component by introducing the cleaning fluid through the cleaning fluid inlet line and the tubular quartz projection.Type: GrantFiled: June 6, 2022Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi Chen Ho, Chih Ping Liao, Ker-hsun Liao, Chi-Hsun Lin
-
Patent number: 11990575Abstract: A light-emitting device comprises a substrate comprising a sidewall, a first top surface, and a second top surface, wherein the second top surface is closer to the sidewall of the substrate than the first top surface to the sidewall of the substrate; a semiconductor stack formed on the substrate comprising a first semiconductor layer, an active layer, and a second semiconductor layer; a dicing street surrounding the semiconductor stack, and exposing the first top surface and the second top surface of the substrate; a protective layer covering the semiconductor stack; a reflective layer comprising a Distributed Bragg Reflector structure covering the protective layer; and a cap layer covering the reflective layer, wherein the second top surface of the substrate is not covered by the protective layer, the reflective layer, and the cap layer.Type: GrantFiled: June 5, 2023Date of Patent: May 21, 2024Assignee: EPISTAR CORPORATIONInventors: Hsin-Ying Wang, Chih-Hao Chen, Chien-Chih Liao, Chao-Hsing Chen, Wu-Tsung Lo, Tsun-Kai Ko, Chen Ou
-
Patent number: 11988706Abstract: A voltage sensor system for determining an abnormal circuit condition in a multi-layer printed circuit board is disclosed. The printed circuit board has a plurality of layers. One of the layers includes a trace network and a sensor circuit. The sensor circuit includes the trace network and a sensing point. The sensor circuit is coupled between a voltage supply and a ground. A controller is coupled to the sensing point. The controller is operable to determine a voltage of the sensing point and compare the voltage to a threshold value to determine an abnormal circuit condition in the printed circuit board.Type: GrantFiled: December 29, 2021Date of Patent: May 21, 2024Assignee: QUANTA COMPUTER INC.Inventors: Yangtzu Lee, Wei-Chih Chen, Pin-Hao Hung
-
Patent number: 11987891Abstract: The present disclosure provides a gas sensor. The gas sensor includes a substrate, a conductor layer over the substrate, wherein the conductor layer includes a conductive pattern including a plurality of openings, the openings being arranged in a repeating pattern, an insulating layer in the plurality of openings and over a top surface of the conductive pattern, wherein the conductive pattern is embedded in the insulating layer, and a gas sensing film over a portion of the insulating layer.Type: GrantFiled: June 20, 2022Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ming-Ta Lei, Chia-Hua Chu, Hsin-Chih Chiang, Tung-Tsun Chen, Chun-Wen Cheng
-
Publication number: 20240162071Abstract: A multiple die container load port may include a housing with an opening, and an elevator to accommodate a plurality of different sized die containers. The multiple die container load port may include a stage supported by the housing and moveable within the opening of the housing by the elevator. The stage may include one or more positioning mechanisms to facilitate positioning of the plurality of different sized die containers on the stage, and may include different portions movable by the elevator to accommodate the plurality of different sized die containers. The multiple die container load port may include a position sensor to identify one of the plurality of different sized die containers positioned on the stage.Type: ApplicationFiled: January 19, 2024Publication date: May 16, 2024Inventors: Chih-Hung HUANG, Cheng-Lung WU, Yi-Fam SHIU, Yu-Chen CHEN, Yang-Ann CHU, Jiun-Rong PAI
-
Publication number: 20240156405Abstract: A smart wearable device has a signal calibration function executed by a signal calibration method and applied to a finger, a limb and/or a neck of a user. The smart wearable device includes at least one physiological signal detector, at least one pressure detector and an operation processor. The at least one physiological signal detector is adapted to abut against a detection area of the user for detecting a physiological signal. The at least one pressure detector is disposed around the at least one physiological signal detector and adapted to detect a pressure value of the detection area. The operation processor is electrically connected with the at least one physiological signal detector and the at least one pressure detector. The operation processor is adapted to optimize the physiological signal when the pressure value exceeds a predefined pressure threshold.Type: ApplicationFiled: January 12, 2024Publication date: May 16, 2024Applicant: PixArt Imaging Inc.Inventors: Yung-Chang Lin, Jian-Cheng Liao, Chun-Chih Chen, Sen-Huang Huang, Yen-Min Chang
-
Publication number: 20240157496Abstract: A method for facilitating analysis of causes of machining defects is provided. The method is carried out by a computer system. The method includes the step of obtaining motion data and vibration acceleration data about the tip of a cutter mounted on a machine tool. The method further includes the step of obtaining time-frequency information about the vibration acceleration data by performing a time-frequency analysis on the vibration acceleration data. The method further includes the step of obtaining vibration-displacement data by normalizing the time-frequency information. The method further includes the step of obtaining amplitude-distribution data about the tip by synchronizing the motion data and the vibration-displacement data.Type: ApplicationFiled: December 19, 2022Publication date: May 16, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chun-Ting CHEN, Jheng-Jie LIN, Chien-Chih LIAO, Jen-Ji WANG
-
Publication number: 20240162359Abstract: A backsheet of a solar cell module including a substrate, a first protection layer, and a second protection layer is provided. The substrate includes a first surface and a second surface opposite to each other. The first protection layer is disposed on the first surface of the substrate. The second protection layer is disposed on the second surface of the substrate, wherein the first protection layer and the second protection layer include a silicone layer. At least one of the first protection layer and the second protection layer includes diffusion particles, wherein the diffusion particles include zinc oxide, titanium dioxide modified with silicon dioxide, or a combination thereof. A thickness of the first protection layer and a thickness of the second protection layer are respectively 10 ?m to 30 ?m. A solar cell module including the backsheet is also provided.Type: ApplicationFiled: January 9, 2023Publication date: May 16, 2024Applicant: Industrial Technology Research InstituteInventors: Chih-Kang Peng, Cheng-Hsuan Lin, Yu-Ling Hsu, Chun-Chen Chiang
-
Publication number: 20240152649Abstract: The disclosure provides a data privacy protection method, a server device, and a client device for federated learning. A public dataset is used to perform model training on a machine learning model by a server device to generate a gradient pool including multiple first gradients. The gradient pool and the machine learning model are received by a client device. The client device uses a local dataset to perform model training on the machine learning model to obtain a second gradient. A local gradient is selected from the first gradients in the gradient pool according to the second gradient using a differential privacy algorithm by the client device. An aggregated machine learning model is generated by performing model aggregation based on the local gradient by the server device.Type: ApplicationFiled: December 8, 2022Publication date: May 9, 2024Applicant: Industrial Technology Research InstituteInventors: Ming-Chih Kao, Pang-Chieh Wang, Chia Mu Yu, Kang Cheng Chen
-
Publication number: 20240154065Abstract: An optoelectronic device includes a first semiconductor layer, a second semiconductor layer and an active layer between the first semiconductor layer and the second semiconductor layer; a first insulating layer on the second semiconductor layer and including a plurality of first openings exposing the first semiconductor layer, wherein the first openings include a first group and a second group; a third electrode on the first insulating layer and including a first extended portion and a second extended portion, wherein the first extended portion and the second extended portion are respectively electrically connected to the first semiconductor layer through the first group of the first openings and the second group of the first openings, and wherein the number of the first group of the first openings is different from the number of the second group of the first openings; and a plurality of fourth electrodes on the second insulating layer and electrically connected to the second semiconductor layer, wherein in aType: ApplicationFiled: January 11, 2024Publication date: May 9, 2024Inventors: Chao-Hsing CHEN, Jia-Kuen WANG, Chien-Chih LIAO, Tzu-Yao TSENG, Tsun-Kai KO, Chien-Fu SHEN
-
Patent number: 11977756Abstract: A computer device, a setting method for a memory module, and a mainboard are provided. The computer device includes a memory module, a processor, and the mainboard. A basic input output system (BIOS) of the mainboard stores a custom extreme memory profile (XMP). When the processor executes the BIOS, so that the computer device displays a user interface (UI), the BIOS displays multiple default XMPs stored in the memory module and the custom XMP through the UI. The BIOS stores one of the default XMPs and the custom XMP to the memory module according to a selecting result of the one of the default XMPs and the custom XMP displayed on the UI.Type: GrantFiled: March 16, 2022Date of Patent: May 7, 2024Assignee: GIGA-BYTE TECHNOLOGY CO., LTD.Inventors: Chia-Chih Chien, Sheng-Liang Kao, Chen-Shun Chen, Chieh-Fu Chung, Hua-Yi Wu
-
Patent number: 11978640Abstract: In a method of forming a pattern over a semiconductor substrate, a target layer to be patterned is formed over a substrate, a mask pattern including an opening is formed in a mask layer, a shifting film is formed in an inner sidewall of the opening, a one-directional etching operation is performed to remove a part of the shifting film and a part of the mask layer to form a shifted opening, and the target layer is patterned by using the mask layer with the shifted opening as an etching mask. A location of the shifted opening is laterally shifted from an original location of the opening.Type: GrantFiled: April 9, 2021Date of Patent: May 7, 2024Inventors: Yi-Chen Lo, Yi-Shan Chen, Chih-Kai Yang, Pinyen Lin
-
Patent number: 11978833Abstract: The present invention provides a white light LED package structure and a white light source system, which includes a substrate, an LED chip, and a wavelength conversion material layer. The peak emission wavelength of the LED chip is between 400 nm and 425 nm; the peak emission wavelength of the wavelength conversion material layer is between 440 nm and 700 nm, and the wavelength conversion material layer absorbs light emitted from the LED chip and emits a white light source; and the emission spectrum of the white light source is set as P(?), the emission spectrum of a blackbody radiation having the same color temperature as the white light source is S(?), P(?max) is the maximum light intensity within 380-780 nm, S(?max) is the maximum light intensity of the blackbody radiation within 380-780 nm, D(?) is a difference between the spectrum of the white light LED and the spectrum of the blackbody radiation, and within 510-610 nm, the white light source satisfies: D(?)=P(?)/P(?max)?S(?)/S(?max), ?0.Type: GrantFiled: December 1, 2021Date of Patent: May 7, 2024Assignee: QUANZHOU SANAN SEMICONDUCTOR TECHNOLOGY CO., LTD.Inventors: Senpeng Huang, Junpeng Shi, Weng-Tack Wong, Shunyi Chen, Zhenduan Lin, Chih-wei Chao, Chen-ke Hsu
-
Patent number: 11979980Abstract: A first and second patterned circuit layer are formed on a first surface and a second surface of a base material. A first adhesive layer is formed on the first patterned circuit layer. A portion of the first surface is exposed by the first patterned circuit layer. The metal reflection layer covers the first insulation layer and a reflectance thereof is greater than or equal to 85%, there is no conductive material between the first patterned circuit layer and the metal reflection layer, and the first adhesive layer is disposed between the first patterned circuit layer and the first insulation layer. A transparent adhesive layer and a protection layer are formed on the metal reflection layer. The transparent adhesive layer is disposed between the metal reflection layer and the protection layer. The protection layer comprises a transparent polymer. The light transmittance is greater than or equal to 80%.Type: GrantFiled: August 19, 2021Date of Patent: May 7, 2024Assignee: UNIFLEX Technology Inc.Inventors: Cheng-I Tu, Ying-Hsing Chen, Meng-Huan Chia, Hsin-Ching Su, Yi-Chun Liu, Cheng-Chung Lai, Yuan-Chih Lee