Patents by Inventor Chih-Hao Tien
Chih-Hao Tien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145380Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a first interconnect dielectric layer arranged over a substrate. An interconnect wire extends through the first interconnect dielectric layer, and a barrier structure is arranged directly over the interconnect wire. The integrated chip further includes an etch stop layer arranged over the barrier structure and surrounds outer sidewalls of the barrier structure. A second interconnect dielectric layer is arranged over the etch stop layer, and an interconnect via extends through the second interconnect dielectric layer, the etch stop layer, and the barrier structure to contact the interconnect wire.Type: ApplicationFiled: January 5, 2024Publication date: May 2, 2024Inventors: Hsin-Chieh Yao, Chung-Ju Lee, Chih Wei Lu, Hsi-Wen Tien, Wei-Hao Liao, Yu-Teng Dai
-
Patent number: 11972975Abstract: A method of forming a semiconductor device structure is provided. The method includes forming a masking structure with first openings over a semiconductor substrate and correspondingly forming metal layers in the first openings. The method also includes recessing the masking structure to form second openings between the metal layers and forming a sacrificial layer surrounded by a first liner in each of the second openings. In addition, after forming a second liner over the sacrificial layer in each of the second openings, the method includes removing the sacrificial layer in each of the second openings to form a plurality of air gaps therefrom.Type: GrantFiled: June 24, 2021Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsi-Wen Tien, Wei-Hao Liao, Yu-Teng Dai, Hsin-Chieh Yao, Chih-Wei Lu, Chung-Ju Lee, Shau-Lin Shue
-
Publication number: 20240120272Abstract: Embodiments of the present disclosure relates to a method for forming a semiconductor device structure. The method includes including forming one or more conductive features in a first interlayer dielectric (ILD), forming an etch stop layer on the first ILD, forming a second ILD over the etch stop layer, forming one or more openings through the second ILD and the etch stop layer to expose a top surface of the one or more first conductive features, wherein the one or more openings are formed by a first etch process in a first process chamber, exposing the one or more openings to a second etch process in a second process chamber so that the shape of the or more openings is elongated, and filling the one or more openings with a conductive material.Type: ApplicationFiled: January 15, 2023Publication date: April 11, 2024Inventors: Wei-Hao LIAO, Hsi-Wen TIEN, Chih Wei LU, Yung-Hsu WU, Cherng-Shiaw TSAI, Chia-Wei SU
-
Publication number: 20240120200Abstract: Semiconductor device and the manufacturing method thereof are disclosed herein. An exemplary method of forming a semiconductor device comprises receiving a structure including a substrate and a first hard mask over the substrate, the first hard mask having at least two separate portions; forming spacers along sidewalls of the at least two portions of the first hard mask with a space between the spacers; forming a second hard mask in the space; forming a first cut in the at least two portions of the first hard mask; forming a second cut in the second hard mask; and depositing a cut hard mask in the first cut and the second cut.Type: ApplicationFiled: December 18, 2023Publication date: April 11, 2024Inventors: Hsi-Wen Tien, Wei-Hao Liao, Pin-Ren Dai, Chih Wei Lu, Chung-Ju Lee
-
Patent number: 11942364Abstract: In some embodiments, the present disclosure relates to a method of forming an interconnect. The method includes forming an etch stop layer (ESL) over a lower conductive structure and forming one or more dielectric layers over the ESL. A first patterning process is performed on the one or more dielectric layers to form interconnect opening and a second patterning process is performed on the one or more dielectric layers to increase a depth of the interconnect opening and expose an upper surface of the ESL. A protective layer is selectively formed on sidewalls of the one or more dielectric layers forming the interconnect opening. A third patterning process is performed to remove portions of the ESL that are uncovered by the one or more dielectric layers and the protective layer and to expose the lower conductive structure. A conductive material is formed within the interconnect opening.Type: GrantFiled: July 20, 2022Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsi-Wen Tien, Chung-Ju Lee, Chih Wei Lu, Hsin-Chieh Yao, Yu-Teng Dai, Wei-Hao Liao
-
Publication number: 20240088022Abstract: Some embodiments relate to an integrated chip including a plurality of conductive structures over a substrate. A first dielectric layer is disposed laterally between the conductive structures. A spacer structure is disposed between the first dielectric layer and the plurality of conductive structures. An etch stop layer overlies the plurality of conductive structures. The etch stop layer is disposed on upper surfaces of the spacer structure and the first dielectric layer.Type: ApplicationFiled: November 17, 2023Publication date: March 14, 2024Inventors: Yu-Teng Dai, Chung-Ju Lee, Chih Wei Lu, Hsin-Chieh Yao, Hsi-Wen Tien, Wei-Hao Liao
-
Patent number: 11923293Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a first interconnect dielectric layer arranged over a substrate. An interconnect wire extends through the first interconnect dielectric layer, and a barrier structure is arranged directly over the interconnect wire. The integrated chip further includes an etch stop layer arranged over the barrier structure and surrounds outer sidewalls of the barrier structure. A second interconnect dielectric layer is arranged over the etch stop layer, and an interconnect via extends through the second interconnect dielectric layer, the etch stop layer, and the barrier structure to contact the interconnect wire.Type: GrantFiled: July 8, 2021Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin-Chieh Yao, Chung-Ju Lee, Chih Wei Lu, Hsi-Wen Tien, Wei-Hao Liao, Yu-Teng Dai
-
Patent number: 11915943Abstract: A semiconductor structure includes a conductive feature disposed over a semiconductor substrate, a via disposed in a first interlayer dielectric (ILD) layer over the conductive feature, and a metal-containing etch-stop layer (ESL) disposed on the via, where the metal-containing ESL includes a first metal and is resistant to etching by a fluorine-containing etchant. The semiconductor structure further includes a conductive line disposed over the metal-containing ESL, where the conductive line includes a second metal different from the first metal and is etchable by the fluorine-containing etchant, and where the via is configured to interconnect the conductive line to the conductive feature. Furthermore, the semiconductor structure includes a second ILD layer disposed over the first ILD layer.Type: GrantFiled: October 25, 2021Date of Patent: February 27, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wei-Hao Liao, Hsi-Wen Tien, Chih Wei Lu, Pin-Ren Dai, Chung-Ju Lee
-
Patent number: 6307150Abstract: A vacuum seal suitable for use with field emission arrays is described. This seal has high reliability because the expansion coefficients of the metal and the glass are closely matched. Materials traditionally used for cathode and gate lines continue to be employed. To achieve this, a gap is introduced into each conductive line near the edges of the display. This gap is bridged by a material having an expansion coefficient that more closely matches that of the glass used for the seal and is the only material that contacts the seal. The bridge may be in the form of a deposited layer or it may be a discrete wire. A description of how the structure is manufactured is also provided.Type: GrantFiled: October 8, 1999Date of Patent: October 23, 2001Assignee: Industrial Technology Research InstituteInventors: Wen-Chun Wang, Chun-hui Tsai, Chih-Hao Tien
-
Patent number: 6045711Abstract: A vacuum seal suitable for use with field emission arrays is described. This seal has high reliability because the expansion coefficients of the metal and the glass are closely matched. Materials traditionally used for cathode and gate lines continue to be employed. To achieve this, a gap is introduced into each conductive line near the edges of the display. This gap is bridged by a material having an expansion coefficient that more closely matches that of the glass used for the seal and is the only material that contacts the seal. The bridge may be in the form of a deposited layer or it may be a discrete wire. A description of how the structure is manufactured is also provided.Type: GrantFiled: December 29, 1997Date of Patent: April 4, 2000Assignee: Industrial Technology Research InstituteInventors: Wen-Chun Wang, Chun-hui Tsai, Chih-Hao Tien
-
Patent number: 6015587Abstract: A process for manufacturing a phosphorescent screen for use in a cathode ray or field emission display, is described. The phosphor layer is applied in the form of a slurry consisting of a powdered phosphor, an ethylene glycol monobutyl ether acetate solvent, and a cellulose acetate butyrate binder. The phosphor concentration is between 30 and 60% by weight, the solvent between 5 and 52.5% and the binder between 17.5 and 35%. If the slurry composition falls within these ranges, then, once the aluminum anode layer is in place, all organic material can be removed by firing at a temperature that is less than 500.degree. C. By keeping the firing temperature below 500.degree. C., roughening of the undersurface of the aluminum is avoided and a more efficient screen is obtained. Data to illustrate this is also provided.Type: GrantFiled: March 16, 1998Date of Patent: January 18, 2000Assignee: Industrial Technology Research InstituteInventors: Yui-Shin Fran, De-An Chang, Chih-Hao Tien