Patents by Inventor Chih-haur Huang
Chih-haur Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9413310Abstract: A buffer circuit applied to a source driver output stage circuit includes a buffer and a D-class amplifier. The buffer is coupled to an input voltage for accordingly outputting an output voltage. The D-class amplifier includes a comparator and a switch device. The comparator is for comparing the input voltage and the output voltage and accordingly outputting a comparison signal. The switch device is coupled to an operational voltage for adjusting the output voltage according to the comparison signal.Type: GrantFiled: November 9, 2006Date of Patent: August 9, 2016Assignee: HIMAX TECHNOLOGIES LIMITEDInventors: Kuo-Chan Huang, Chih-Haur Huang
-
Patent number: 8488808Abstract: An audio amplifier includes a timing control circuit, an amplifying circuit, and a bias control circuit. The timing control circuit generates a first power down signal and a second power down signal, in which the first power down signal is asserted before the second power down signal is asserted. The amplifying circuit receives a bias voltage to amplify an audio signal and is deactivated when the first power down signal is asserted. The bias control circuit provides the bias voltage for the amplifying circuit and is deactivated when the second power down signal is asserted.Type: GrantFiled: July 18, 2012Date of Patent: July 16, 2013Assignee: Himax Technologies LimitedInventor: Chih-Haur Huang
-
Patent number: 8390501Abstract: A successive approximation register (SAR) analog-to-digital converter (ADC) is disclosed. A first and second capacitor DACs receive a first and second input signals respectively. A first coarse comparator compares an output of the first capacitor DAC with a window reference voltage, a second coarse comparator compares an output of the second capacitor DAC with the window reference voltage, and a fine comparator compares the output of the first capacitor DAC with the output of the second capacitor DAC. A SAR controller receives outputs of the first and second coarse comparators to determine whether the outputs of the first and second capacitor DACs are within a predictive window determined by the window reference voltage. The SAR controller bypasses at least one phase of analog-to-digital conversion of the SAR ADC when the outputs of the first capacitor DAC and the second capacitor DAC are determined to be within the predictive window.Type: GrantFiled: April 28, 2011Date of Patent: March 5, 2013Assignees: NCKU Research and Development Foundation, Himax Technologies Limited, Himax Media Solutions, Inc.Inventors: Soon-Jyh Chang, Guan-Ying Huang, Chun-Cheng Liu, Chung-Ming Huang, Jin-Fu Lin, Chih-Haur Huang
-
Patent number: 8352642Abstract: The present invention provides a method and apparatus of controlling an operational status of an electronic device which receives data through a HDMI port. The present invention determines whether to wake up the electronic device from the power saving mode according to counting numbers generated based on the transitions of signals within a time period.Type: GrantFiled: November 2, 2010Date of Patent: January 8, 2013Assignees: Himax Technologies Limited, Himax Media Solutions, Inc.Inventors: Mu-Hsien Hsu, Chih-Haur Huang
-
Publication number: 20120281857Abstract: An audio amplifier includes a timing control circuit, an amplifying circuit, and a bias control circuit. The timing control circuit generates a first power down signal and a second power down signal, in which the first power down signal is asserted before the second power down signal is asserted. The amplifying circuit receives a bias voltage to amplify an audio signal and is deactivated when the first power down signal is asserted. The bias control circuit provides the bias voltage for the amplifying circuit and is deactivated when the second power down signal is asserted.Type: ApplicationFiled: July 18, 2012Publication date: November 8, 2012Inventor: Chih-Haur Huang
-
Publication number: 20120274489Abstract: A successive approximation register (SAR) analog-to-digital converter (ADC) is disclosed. A first and second capacitor DACs receive a first and second input signals respectively. A first coarse comparator compares an output of the first capacitor DAC with a window reference voltage, a second coarse comparator compares an output of the second capacitor DAC with the window reference voltage, and a fine comparator compares the output of the first capacitor DAC with the output of the second capacitor DAC. A SAR controller receives outputs of the first and second coarse comparators to determine whether the outputs of the first and second capacitor DACs are within a predictive window determined by the window reference voltage. The SAR controller bypasses at least one phase of analog-to-digital conversion of the SAR ADC when the outputs of the first capacitor DAC and the second capacitor DAC are determined to be within the predictive window.Type: ApplicationFiled: April 28, 2011Publication date: November 1, 2012Applicants: NCKU RESEARCH AND DEVELOPMENT FOUNDATION, HIMAX MEDIA SOLUTIONS, INC., HIMAX TECHNOLOGIES LIMITEDInventors: Soon-Jyh CHANG, Guan-Ying Huang, Chun-Cheng LIU, CHUNG-MING HUANG, Jin-Fu LIN, Chih-Haur HUANG
-
Patent number: 8249274Abstract: An audio amplifier includes a timing control circuit, an amplifying circuit, and a bias control circuit. The timing control circuit generates a first power down signal and a second power down signal, in which the first power down signal is asserted before the second power down signal is asserted. The amplifying circuit receives a bias voltage to amplify an audio signal and is deactivated when the first power down signal is asserted. The bias control circuit provides the bias voltage for the amplifying circuit and is deactivated when the second power down signal is asserted.Type: GrantFiled: May 19, 2008Date of Patent: August 21, 2012Assignee: Himax Technologies LimitedInventor: Chih-Haur Huang
-
Publication number: 20120105732Abstract: The present invention provides a method and apparatus of controlling an operational status of an electronic device which receives data through a HDMI port. The present invention determines whether to wake up the electronic device from the power saving mode according to counting numbers generated based on the transitions of signals within a time period.Type: ApplicationFiled: November 2, 2010Publication date: May 3, 2012Inventors: Mu-Hsien Hsu, Chih-Haur Huang
-
Patent number: 8054105Abstract: A sample hold circuit and a method for sampling and holding a signal are provided. The sample hold circuit includes a sample unit, a direct current (DC) voltage elimination unit, and a hold unit. When the sample hold circuit is in a first state, the sample unit samples an input signal, and the DC voltage elimination unit lowers a predetermined percentage of the DC voltage in the input signal sampled by the sample unit. When the sample hold circuit is in a second state, the DC voltage elimination unit eliminates the residual percentage of the DC voltage, and the hold unit outputs the alternating current (AC) signal in the input signal sampled by the sample unit.Type: GrantFiled: December 16, 2009Date of Patent: November 8, 2011Assignee: Himax Media Solution, Inc.Inventor: Chih-Haur Huang
-
Patent number: 7990303Abstract: An analog-to-digital conversion unit (ADC unit) and an analog-to-digital converting method (ADC method) are provided. The ADC unit has a plurality of sub analog-to-digital converters and an encoding unit. Each of the employed sub analog-to-digital converters is coupled to two threshold voltages non-successive in terms of levels arrangement, compares the input voltage with the two threshold voltages and outputs two bits according to the comparison results. In this way, the difference between the two threshold voltages coupled by each of the sub analog-to-digital converters can be larger, which is advantageous in advancing the analog-to-digital converting accuracy.Type: GrantFiled: December 16, 2009Date of Patent: August 2, 2011Assignee: Himax Media Solutions, Inc.Inventor: Chih-Haur Huang
-
Patent number: 7969204Abstract: A sample hold circuit and a method for eliminating the offset voltage of the analog signal are provided. The sample hold circuit includes a sample unit, a plurality of capacitors, a control unit and a hold unit. When the sample hold circuit is in a first state, the sample unit samples an analog signal. When the sample hold circuit is in a second state, the capacitors eliminate a DC offset voltage of the analog signal sampled by the sample unit, and the hold unit outputs an AC signal of the analog signal sampled by the sample unit. The control unit adjusts a number of the capacitances coupled to a common voltage according to a magnitude of the DC offset voltage, thus to determine the capacitance for eliminating the DC offset voltage.Type: GrantFiled: December 21, 2009Date of Patent: June 28, 2011Assignee: Himax Media Solutions, Inc.Inventor: Chih-Haur Huang
-
Publication number: 20110148500Abstract: A sample hold circuit and a method for eliminating the offset voltage of the analog signal are provided. The sample hold circuit includes a sample unit, a plurality of capacitors, a control unit and a hold unit. When the sample hold circuit is in a first state, the sample unit samples an analog signal. When the sample hold circuit is in a second state, the capacitors eliminate a DC offset voltage of the analog signal sampled by the sample unit, and the hold unit outputs an AC signal of the analog signal sampled by the sample unit. The control unit adjusts a number of the capacitances coupled to a common voltage according to a magnitude of the DC offset voltage, thus to determine the capacitance for eliminating the DC offset voltage.Type: ApplicationFiled: December 21, 2009Publication date: June 23, 2011Applicant: HIMAX MEDIA SOLUTIONS, INC.Inventor: Chih-Haur Huang
-
Publication number: 20110140947Abstract: An analog-to-digital conversion unit (ADC unit) and an analog-to-digital converting method (ADC method) are provided. The ADC unit has a plurality of sub analog-to-digital converters and an encoding unit. Each of the employed sub analog-to-digital converters is coupled to two threshold voltages non-successive in terms of levels arrangement, compares the input voltage with the two threshold voltages and outputs two bits according to the comparison results. In this way, the difference between the two threshold voltages coupled by each of the sub analog-to-digital converters can be larger, which is advantageous in advancing the analog-to-digital converting accuracy.Type: ApplicationFiled: December 16, 2009Publication date: June 16, 2011Applicant: HIMAX MEDIA SOLUTIONS, INC.Inventor: Chih-Haur Huang
-
Publication number: 20110140939Abstract: A sample hold circuit and a method for sampling and holding a signal are provided. The sample hold circuit includes a sample unit, a direct current (DC) voltage elimination unit, and a hold unit. When the sample hold circuit is in a first state, the sample unit samples an input signal, and the DC voltage elimination unit lowers a predetermined percentage of the DC voltage in the input signal sampled by the sample unit. When the sample hold circuit is in a second state, the DC voltage elimination unit eliminates the residual percentage of the DC voltage, and the hold unit outputs the alternating current (AC) signal in the input signal sampled by the sample unit.Type: ApplicationFiled: December 16, 2009Publication date: June 16, 2011Applicant: HIMAX MEDIA SOLUTIONS, INC.Inventor: Chih-Haur Huang
-
Patent number: 7957923Abstract: The device for jitter measurement and a method thereof are provided. The device for jitter measure includes a signal retrieving module, a signal amplifying module, an edge detecting module, and a time-to-digital converting module. The signal retrieving module receives a signal-under-test, and retrieves a first pulse signal having a pulse width equal to a period of the signal-under-test. The signal amplifying module amplifies the pulse width of the first pulse signal and thereby generates a second pulse signal. The edge detecting module detects a rising edge and a falling edge of the second pulse signal, and generates a first indication signal and a second indication signal according to the respective detected results. The time-to-digital converting module converts the pulse width of the second pulse signal existed in time domain to a digital signal according to the first indication signal and the second indication signal.Type: GrantFiled: May 8, 2008Date of Patent: June 7, 2011Assignees: Himax Technologies Limited, NCKU Research & Development FoundationInventors: An-Sheng Chao, Soon-Jyh Chang, Chih-Haur Huang, Kuo-Chan Huang, Shih-Ming Luo
-
Patent number: 7928873Abstract: An analog-to-digital conversion circuit is provided. A voltage divider of the analog-to-digital conversion circuit regulates a voltage range received by a sample holder of analog-to-digital conversion circuit. Accordingly, a first half of the sample holder can use an electrical device with a low operating voltage. Since an operation speed of the electrical device with the low voltage is faster than an electrical device with a high operating voltage, an operation frequency of the sample holder can be raised.Type: GrantFiled: December 15, 2009Date of Patent: April 19, 2011Assignee: Himax Media Solutions, Inc.Inventor: Chih-Haur Huang
-
Patent number: 7924204Abstract: An analog-to-digital converter (ADC) for pipelined ADCs or cyclic ADCs is disclosed. The ADC includes at least one pair of two stages connected in series, and the two stages have different bits of resolution. An amplifier is shared by the pair of two stages such that the two stages operate in an interleaved manner. Accordingly, this stage-resolution scalable opamp-sharing technique is adaptable for pipelined ADC or cyclic ADC, which substantially reduces power consumption and increases operating speed.Type: GrantFiled: October 7, 2008Date of Patent: April 12, 2011Assignees: Himax Media Solutions, Inc., NCKU Research and Development FoundationInventors: Soon-Jyh Chang, Jin-Fu Lin, Chih-Haur Huang
-
Patent number: 7916819Abstract: A receiver system is provided. The receiver system includes a control unit for outputting a control signal and a selective signal, a PLL unit for generates PLL clock signals based on an initial clock signal, a phase select unit for selecting one of the PLL clock signals as a base clock signal according to the selective signal, a DLL unit for generating DLL clock signals based on the base clock signal, a sampling clock unit for generating left and right clock signals based on the DLL clock signals and a data latch unit for sampling bit data according to the left, DLL, and right clock signals to obtain left, middle and right data, which are feedback to the control unit for outputting the control signal and the selective signal to adjust the left, DLL and right clock signals or select the base clock signal for next bit data.Type: GrantFiled: October 10, 2007Date of Patent: March 29, 2011Assignee: Himax Technologies LimitedInventor: Chih-Haur Huang
-
Publication number: 20110060431Abstract: An audio output device is provided and includes a signal source, a detector, a plurality of digital-to-analog converters, and a plurality of amplifiers. The signal source generates a plurality of digital signals. The detector receives the digital signals and detects states of the digital signals to generate a plurality of control signals according to the detection results respectively. The digital-to-analog converters receive the digital signals and convert the digital signals to a plurality of analog signals, respectively. The amplifiers receive the analog signals and generate a plurality of amplified signals according to the control signals, respectively.Type: ApplicationFiled: September 9, 2009Publication date: March 10, 2011Applicant: HIMAX MEDIA SOLUTIONS, INC.Inventor: Chih-Haur Huang
-
Publication number: 20110058692Abstract: An audio output device is provided and includes a power source, a controller, a signal generating circuit, and a first amplifier. The power source provides a supply voltage signal. The controller receives the supply voltage signal. The controller further compares the supply voltage signal with a threshold voltage signal and generates a control signal according to the comparison result. The signal generating circuit generates a first analog signal. The first amplifier receives the first analog signal and generates a first amplified signal according to the control signal.Type: ApplicationFiled: September 9, 2009Publication date: March 10, 2011Applicant: HIMAX MEDIA SOLUTIONS, INC.Inventor: Chih-Haur Huang