Patents by Inventor Chih-Hsiung Lee
Chih-Hsiung Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230352088Abstract: A memory device and a method for manufacturing the same are provided. The memory device includes a stacked structure, a lower isolation structure in the stacked structure and two memory strings in the stacked structure. The stacked structure includes conductive layers. The lower isolation structure has an upper surface in a lower portion of the stacked structure. The lower isolation structure separates at least one conductive layer of the conductive layers into a first conductive strip and a second conductive strip. The first conductive strip and the second conductive strip are electrically isolated from each other. Two memory strings are electrically connected to the first conductive strip and the second conductive strip respectively.Type: ApplicationFiled: April 27, 2022Publication date: November 2, 2023Inventor: Chih-Hsiung LEE
-
Patent number: 11690223Abstract: Provided are a three-dimensional (3D) memory device and a manufacturing method thereof. The 3D memory device includes a gate stacked structure, a channel layer, a charge storage structure, an electrode layer and a capacitor dielectric layer. The gate stacked structure is disposed on a substrate and includes a plurality of gate layers electrically insulated from each other. The gate stacked structure has at least one channel hole and at least one capacitor trench. The channel layer is disposed on the sidewall of the at least one channel hole. The charge storage structure is disposed between the channel layer and the sidewall of the at least one channel hole. The electrode layer is disposed on the sidewall of the at least one capacitor trench. The capacitor dielectric layer is disposed between the electrode layer and the sidewall of the at least one capacitor trench.Type: GrantFiled: January 27, 2021Date of Patent: June 27, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chung Yi Lin, Chih-Hsiung Lee
-
Patent number: 11637125Abstract: Provided is a memory device including a substrate, a stack structure on the substrate, a contact, and a supporting pillar. The stacked structure includes a plurality of conductive layers and a plurality of insulating layers stacked alternately on each other. The contact is connected to one of the plurality of conductive layers of the stack structure. The supporting pillar penetrates the stack structure and is disposed around the contact. The supporting pillar includes a body portion and a plurality of extension portions. The body portion is arranged around a first side of the contact. The plurality of extension portions are located on two sides of the body portion. A length of each of the extension portions is greater than a width of the contact, and one of the extension portions is disposed around a second side of the contact.Type: GrantFiled: October 20, 2020Date of Patent: April 25, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chien-Ying Lee, Chih-Hsiung Lee, Tzung-Ting Han
-
Patent number: 11538827Abstract: A memory device and method of forming the same are provided. The memory device includes a word line, a bit line, a source line, a channel pillar, and a charge storage structure. The bit line and the source line are disposed on opposite sides of the word line in a vertical direction. The channel pillar penetrates through and is connected to the word line, the bit line and the source line. The charge storage structure surrounds a top surface and a bottom surface of the word line and is laterally sandwiched between the channel pillar and the word line. The channel pillar completely penetrates through and is laterally surrounded by the bit line.Type: GrantFiled: July 23, 2020Date of Patent: December 27, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chih-Hsiung Lee
-
Publication number: 20220238549Abstract: Provided are a three-dimensional (3D) memory device and a manufacturing method thereof. The 3D memory device includes a gate stacked structure, a channel layer, a charge storage structure, an electrode layer and a capacitor dielectric layer. The gate stacked structure is disposed on a substrate and includes a plurality of gate layers electrically insulated from each other. The gate stacked structure has at least one channel hole and at least one capacitor trench. The channel layer is disposed on the sidewall of the at least one channel hole. The charge storage structure is disposed between the channel layer and the sidewall of the at least one channel hole. The electrode layer is disposed on the sidewall of the at least one capacitor trench. The capacitor dielectric layer is disposed between the electrode layer and the sidewall of the at least one capacitor trench.Type: ApplicationFiled: January 27, 2021Publication date: July 28, 2022Applicant: MACRONIX International Co., Ltd.Inventors: Chung Yi Lin, Chih-Hsiung Lee
-
Patent number: 11348941Abstract: A memory device includes: first and second bit lines on a dielectric layer; first and second word lines between the first and second bit lines; a source line between the first and second word lines; a channel pillar penetrating through the first word line, the source line and the second word line, and connected to the first bit line, the source line, and the second bit line; a first charge storage structure surrounding a top surface and a bottom surface of the first word line and between a sidewall of the first word line and a lower portion of a sidewall of the channel pillar; and a second charge storage structure, surrounding a top surface and a bottom surface of the second word line and between a sidewall of the second word line and an upper portion of the sidewall of the channel pillar.Type: GrantFiled: April 23, 2020Date of Patent: May 31, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chih-Hsiung Lee
-
Publication number: 20220123009Abstract: Provided is a memory device including a substrate, a stack structure on the substrate, a contact, and a supporting pillar. The stacked structure includes a plurality of conductive layers and a plurality of insulating layers stacked alternately on each other. The contact is connected to one of the plurality of conductive layers of the stack structure. The supporting pillar penetrates the stack structure and is disposed around the contact. The supporting pillar includes a body portion and a plurality of extension portions. The body portion is arranged around a first side of the contact. The plurality of extension portions are located on two sides of the body portion. A length of each of the extension portions is greater than a width of the contact, and one of the extension portions is disposed around a second side of the contact.Type: ApplicationFiled: October 20, 2020Publication date: April 21, 2022Applicant: MACRONIX International Co., Ltd.Inventors: Chien-Ying Lee, Chih-Hsiung Lee, Tzung-Ting Han
-
Publication number: 20220028882Abstract: A memory device and method of forming the same are provided. The memory device includes a word line, a bit line, a source line, a channel pillar, and a charge storage structure. The bit line and the source line are disposed on opposite sides of the word line in a vertical direction. The channel pillar penetrates through and is connected to the word line, the bit line and the source line. The charge storage structure surrounds a top surface and a bottom surface of the word line and is laterally sandwiched between the channel pillar and the word line. The channel pillar completely penetrates through and is laterally surrounded by the bit line.Type: ApplicationFiled: July 23, 2020Publication date: January 27, 2022Applicant: MACRONIX International Co., Ltd.Inventor: Chih-Hsiung Lee
-
Patent number: 11201169Abstract: A memory device includes: a first bit line located on a dielectric layer and a second bit line located over the dielectric layer; a first word line and a second word line located between the first bit line and the second bit line; a source line located between the first word line and the second word line; a channel pillar penetrating through the first word line and the source line and the second word line, and being connected to the first bit line, the source line and the second bit line; and a charge storage structure including an upper portion surrounding an upper sidewall of the channel pillar and located between the second word line and the channel pillar; and a lower portion surrounding a lower sidewall of the channel pillar and located between the first word line and the channel pillar.Type: GrantFiled: March 31, 2020Date of Patent: December 14, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Hsiung Lee, Shaw-Hung Ku
-
Publication number: 20210335802Abstract: A memory device includes: first and second bit lines on a dielectric layer; first and second word lines between the first and second bit lines; a source line between the first and second word lines; a channel pillar penetrating through the first word line, the source line and the second word line, and connected to the first bit line, the source line, and the second bit line; a first charge storage structure surrounding a top surface and a bottom surface of the first word line and between a sidewall of the first word line and a lower portion of a sidewall of the channel pillar; and a second charge storage structure, surrounding a top surface and a bottom surface of the second word line and between a sidewall of the second word line and an upper portion of the sidewall of the channel pillar.Type: ApplicationFiled: April 23, 2020Publication date: October 28, 2021Applicant: MACRONIX International Co., Ltd.Inventor: Chih-Hsiung Lee
-
Publication number: 20210305273Abstract: A memory device includes: a first bit line located on a dielectric layer and a second bit line located over the dielectric layer; a first word line and a second word line located between the first bit line and the second bit line; a source line located between the first word line and the second word line; a channel pillar penetrating through the first word line and the source line and the second word line, and being connected to the first bit line, the source line and the second bit line; and a charge storage structure including an upper portion surrounding an upper sidewall of the channel pillar and located between the second word line and the channel pillar; and a lower portion surrounding a lower sidewall of the channel pillar and located between the first word line and the channel pillar.Type: ApplicationFiled: March 31, 2020Publication date: September 30, 2021Applicant: MACRONIX International Co., Ltd.Inventors: CHIH-HSIUNG LEE, Shaw-Hung Ku
-
Publication number: 20190198630Abstract: Methods of managing gate coupling for semiconductor devices, e.g., non-volatile memory devices, are provided. The methods include: providing a conductive layer on a semiconductor substrate, the conductive layer including a lower conductive layer and an upper conductive layer, the lower conductive layer including a first material and the upper conductive layer including a second material having at least one property different from the first material, forming a protective pattern on the conductive layer, and etching through the conductive layer to obtain individual separated gates by controlling an etching process such that the first material has a higher etching rate than the second material during the etching process, each of the gates including an upper gate and a lower gate, the lower gate having a smaller width than the upper gate after the etching process.Type: ApplicationFiled: December 21, 2017Publication date: June 27, 2019Applicant: Macronix International Co., Ltd.Inventors: Chien-Ying Lee, Chih-Hsiung Lee, Tzung-Ting Han
-
Patent number: 10304680Abstract: Methods of fabricating semiconductor devices having patterns with different feature sizes are provided. An example method includes: etching a first film layer below a patterned mask to form first and second features on a second film layer, forming respective first and second spacers adjacent to sidewalls of the first and second features on the second film layer, removing the first and second features to expose respective first and second portion of the second film layer, the second portion having a larger CD than the first portion, controlling an etching process such that the first portion is etched through and the second portion is protected from etching by a protective film formed during the etching process, and patterning a thin film masked by the first spacer, the second spacer, and the second portion to form smaller features and larger features in respective first and second regions of the thin film.Type: GrantFiled: December 22, 2017Date of Patent: May 28, 2019Assignee: Macronix International Co., Ltd.Inventors: Chih-Hsiung Lee, Tzung-Ting Han
-
Patent number: 10056395Abstract: A method of manufacturing an integrated circuit including forming trenches into the surface of a crystalline wafer and the trenches extending along a <100> lattice direction is disclosed. Such wafer can experience less deformation due to less stress induced when the trenches are filled using a spin-on dielectric material. Thus, the overlay issue caused by wafer shape change is resolved.Type: GrantFiled: October 11, 2016Date of Patent: August 21, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chi-Pin Lu, Pei-Ci Jhang, Fu-Hsing Chou, Chih-Hsiung Lee
-
Patent number: 9899396Abstract: A method for fabricating a semiconductor device includes: forming a first trench and a wider second trench in a substrate and a material layer formed thereon, forming a flowable isolation material covering the material layer and filling in the first and second trenches, removing a portion of the flowable isolation material in the second trench so that the thickness of the remaining flowable isolation material on the sidewall of the second trench is 200 ? to 1000 ?, and forming a non-flowable isolation material on the flowable isolation material.Type: GrantFiled: December 1, 2016Date of Patent: February 20, 2018Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Hsiung Lee, Chien-Ying Lee, Tzung-Ting Han
-
Publication number: 20170287921Abstract: A method of manufacturing an integrated circuit including forming trenches into the surface of a crystalline wafer and the trenches extending along a <100> lattice direction is disclosed. Such wafer can experience less deformation due to less stress induced when the trenches are filled using a spin-on dielectric material. Thus, the overlay issue caused by wafer shape change is resolved.Type: ApplicationFiled: October 11, 2016Publication date: October 5, 2017Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: CHI-PIN LU, PEI-CI JHANG, FU-HSING CHOU, CHIH-HSIUNG LEE
-
Patent number: 9620603Abstract: Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. A method may incorporate the formation of a p-n junction in a conductive layer. The method may allow for the production of semiconductor memory devices of reduced size.Type: GrantFiled: April 23, 2015Date of Patent: April 11, 2017Assignee: Macronix International Co., Ltd.Inventors: Shaw-Hung Ku, Chih-Hsiung Lee
-
Publication number: 20160315161Abstract: Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. A method may incorporate the formation of a p-n junction in a conductive layer. The method may allow for the production of semiconductor memory devices of reduced size.Type: ApplicationFiled: April 23, 2015Publication date: October 27, 2016Inventors: Shaw-Hung KU, Chih-Hsiung LEE
-
Publication number: 20160155651Abstract: A method for forming a waferless interposer comprises the following steps. A transparent carrier is provided. A buffer layer is formed on the transparent carrier. First pads are formed on the buffer layer, and interconnections are formed on the first pads. A non-conductive layer is formed on the buffer layer and filled between adjacent the interconnections, wherein the upper surfaces of the interconnections are exposed on the non-conductive layer. A first redistribution procedure is performed to form a first conductive pattern on the non-conductive layer for connecting with the interconnections. A passivation layer is formed on the first conductive pattern, and is defined to form first contact holes thereon. Second pads are formed on the passivation layer to connect with the first conductive pattern through the first contact holes. After, a laser below the transparent carrier irradiates laser beam on the buffer layer to dissociate it for separating the interposer from the transparent carrier.Type: ApplicationFiled: November 27, 2015Publication date: June 2, 2016Inventors: Wen-Hao HSIEH, Chih-Hsiung LEE, Tien-Hsiang CHANG
-
Publication number: 20160020143Abstract: Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. A method may incorporate the formation of a first dielectric layer over buried oxide regions and the removal of such dielectric layer to prepare a substantially planar substrate for subsequent formation of word lines. The method may allow for the production of semiconductor memory devices of reduced size with reduced word line stringer residual material.Type: ApplicationFiled: July 17, 2014Publication date: January 21, 2016Inventors: Chien-Ying Lee, Chih-Hsiung Lee, Tzung-Ting Han