Patents by Inventor Chih-Huang Chang
Chih-Huang Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240128531Abstract: The present disclosure discloses a method for recycling all types of lithium batteries. First, the lithium battery waste is acid-leached to obtain a solution containing most of metal ions. After filtering, the solution is separated from the remaining solids, and then the obtained solution is subjected to separate precipitation many times. After separately adjusting the pH value of the solution many times, adding precipitants with a high selectivity ratio, and matching with filtration and separation reaction, all ions in the lithium battery waste are sequentially precipitated in forms of iron phosphate (FePO4), aluminum hydroxide (Al(OH)3), manganese oxide (MnO2), dicobalt trioxide (cobalt oxide, Co2O3), nickel hydroxide (Ni(OH)2), and lithium carbonate (Li2CO3).Type: ApplicationFiled: September 24, 2023Publication date: April 18, 2024Applicant: Cleanaway Company LimitedInventors: CHIH-HUANG LAI, HSIN-FANG CHANG, TZU-MIN CHENG, YUNG-FA YANG, TSUNG-TIEN CHEN, ZHENG-YU CHENG, CHI-YUNG CHANG
-
Patent number: 7790505Abstract: A semiconductor chip package manufacturing method and a structure thereof are provided. The manufacturing method includes: providing a base having an image sensor chip and an encapsulant, in which the image sensor chip has pads and an active area; placing a transparent insulator on the active area; forming an insulation layer on an upper surface of the base; opening a plurality of openings to expose the pads; forming a plurality of through holes penetrating the insulation layer and the encapsulant outside of the image sensor chips; forming a metal layer on surfaces of the insulation layer, the openings, the pads and the through holes, and on a lower surface of the base, so as to extend the pads to the lower surface of the base; patterning the metal layer to expose a top area of the transparent insulator and remove a partial area of the metal layer on the lower surface of the base to form contacts; and sawing the base to form a package structure containing a single image sensor chip.Type: GrantFiled: October 12, 2007Date of Patent: September 7, 2010Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chian-Chi Lin, Chih-Huang Chang, Yueh-Lung Lin
-
Publication number: 20100184255Abstract: A manufacturing method for package structure is provided. The manufacturing method includes the follow steps. Firstly, a substrate is provided. Next, a number of chips are provided. Then, the chips are electrically connected with the substrate. After that, the chips are encapsulated with a sealant, so that the chips and the substrate form a package. Then, the package is adhered by a vacuum force. Afterwards, the adhered package is singulated to form many package structures along the portion between adjacent two of airways.Type: ApplicationFiled: August 31, 2009Publication date: July 22, 2010Inventors: Chien LIU, Wen-Yuen Chuang, Chung-Yao Kao, Tsang-Hung Ou, Chih-Huang Chang, Wei-Chi Yih, Chen-Chuan Fan
-
Patent number: 7602053Abstract: A leadframe of a leadless flip-chip package includes a plurality of inner leads, a nonconductive ink layer and a solder mask layer. The inner leads have a plurality of bump-connecting terminals, a plurality of outer terminals and a plurality of redistribution lead portions. A half-etched recession is formed on lower surfaces of the redistribution lead portions, and is filled with the non-conductive ink layer. The non-conductive ink layer fixes the redistribution lead portions onto the bump-connecting terminals. The solder mask layer is easily formed on the non-conductive ink layer and covers the inner leads.Type: GrantFiled: November 21, 2007Date of Patent: October 13, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yao-Ting Huang, Chih-Huang Chang
-
Publication number: 20090068010Abstract: The present invention provides an improved electric fan structure, in which an electric fan is structured from an air converging vent; a main body and a base. The air converging vent comprises a plurality of guide strips, which are used to concentrate the air at an upper portion of the main body, and the bevel angled guide strips guide the air draft into the main body. The air is made to form a powerful vortex by means of a pass through type wind wheel formed as an integrated body in conjunction with a drive device causing the wind wheel to rotate, after which an induced draft plate covering a periphery of the wind wheel sends the air to an air outlet, where the air is blow out, thereby achieving functionality to realize optimum air volume output, and, at the same time, reduce noise when the electric fan is rotating.Type: ApplicationFiled: September 10, 2007Publication date: March 12, 2009Inventors: Chih-Huang Chang, Shen-Yuan Chen
-
Publication number: 20080093717Abstract: A leadframe of a leadless flip-chip package includes a plurality of inner leads, a nonconductive ink layer and a solder mask layer. The inner leads have a plurality of bump-connecting terminals, a plurality of outer terminals and a plurality of redistribution lead portions. A half-etched recession is formed on lower surfaces of the redistribution lead portions, and is filled with the non-conductive ink layer. The non-conductive ink layer fixes the redistribution lead portions onto the bump-connecting terminals. The solder mask layer is easily formed on the non-conductive ink layer and covers the inner leads.Type: ApplicationFiled: November 21, 2007Publication date: April 24, 2008Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Yao-Ting Huang, Chih-Huang Chang
-
Publication number: 20080096321Abstract: A semiconductor chip package manufacturing method and a structure thereof are provided. The manufacturing method includes: providing a base having an image sensor chip and an encapsulant, in which the image sensor chip has pads and an active area; placing a transparent insulator on the active area; forming an insulation layer on an upper surface of the base; opening a plurality of openings to expose the pads; forming a plurality of through holes penetrating the insulation layer and the encapsulant outside of the image sensor chips; forming a metal layer on surfaces of the insulation layer, the openings, the pads and the through holes, and on a lower surface of the base, so as to extend the pads to the lower surface of the base; patterning the metal layer to expose a top area of the transparent insulator and remove a partial area of the metal layer on the lower surface of the base to form contacts; and sawing the base to form a package structure containing a single image sensor chip.Type: ApplicationFiled: October 12, 2007Publication date: April 24, 2008Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chian-Chi LIN, Chih-Huang CHANG, Yueh-Lung LIN
-
Patent number: 7312105Abstract: A leadframe of a leadless flip-chip package includes a plurality of inner leads, a non-conductive ink layer and a solder mask layer. The inner leads have a plurality of bump-connecting terminals, a plurality of outer terminals and a plurality of redistribution lead portions. A half-etched recession is formed on lower surfaces of the redistribution lead portions, and is filled with the non-conductive ink layer. The non-conductive ink layer fixes the redistribution lead portions onto the bump-connecting terminals. The solder mask layer is easily formed on the non-conductive ink layer and covers the inner leads.Type: GrantFiled: June 8, 2005Date of Patent: December 25, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yao-Ting Huang, Chih-Huang Chang
-
Publication number: 20070176269Abstract: A multi-chips module package comprises a lead frame, a first chip, a second chip, a plurality of electrically conductive wires and an encapsulation. The lead frame has a plurality of first leads, second leads and chip pads connecting to the first leads. The first chip is placed on the lead frame and electrically connected to the lead frame through the bumps connecting the bump-bonding pads and the chip pads and the first leads; the second chip is placed over the first chip and electrically connected to the lead frame through the wires connecting the wire-bonding pads to the second leads; and the encapsulation covers the first chip, the second chip, the lead frame, and the wires. In such a manner, it not only reduces the distance of transmitting the electrical signals from chips to the outside but also it can save cost due to the lead frame manufactured by a simple manufacturing processes. In addition, a manufacturing method of the multi-chips module package is provided.Type: ApplicationFiled: April 2, 2007Publication date: August 2, 2007Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chian-Chi Lin, Chih-Huang Chang
-
Patent number: 7221041Abstract: A multi-chips module package comprises a lead frame, a first chip, a second chip, a plurality of electrically conductive wires and an encapsulation. The lead frame has a plurality of first leads, second leads and chip pads connecting to the first leads. The first chip is placed on the lead frame and electrically connected to the lead frame through the bumps connecting the bump-bonding pads and the chip pads and the first leads; the second chip is placed over the first chip and electrically connected to the lead frame through the wires connecting the wire-bonding pads to the second leads; and the encapsulation covers the first chip, the second chip, the lead frame, and the wires. In such a manner, it not only reduces the distance of transmitting the electrical signals from chips to the outside but also it can save cost due to the lead frame manufactured by a simple manufacturing processes. In addition, a manufacturing method of the multi-chips module package is provided.Type: GrantFiled: July 28, 2004Date of Patent: May 22, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chian-Chi Lin, Chih-Huang Chang
-
Patent number: 7222124Abstract: The present invention discloses an Internet automatic electrical data system that comprises a process controller used to process the analyzing order for IC (integrated circuit) packages entrusted by clients. A database is used to store the input parameters of IC packages and parameters database is used to provide the condition parameters relative to the model of IC package entrusted by clients. An electrical simulation and analyzing software is introduced to analyze the parameters input by clients and the condition parameters provided by the condition parameter database. A report form generator is used to generate the report form of analyzing result and a replying means is used to send the report forms to the clients.Type: GrantFiled: August 25, 2003Date of Patent: May 22, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: I-Linag Lin, Chang-Chi Lee, Chih-Huang Chang
-
Patent number: 7049689Abstract: A chip on glass package. A glass substrate has a top surface and a corresponding bottom surface. A plurality of chips are flip-chip mounted on the top surface of the glass substrate. The bottom surface of the glass substrate is secured to and electrically connected with a carrier. An encapsulation material is formed around the glass substrate to seal the chips. The encapsulation material has a cavity to expose the contact area of the top surface of the glass substrate. Therefore the chip on glass package is to possess a better protection and electrical connection of the glass substrate.Type: GrantFiled: September 23, 2004Date of Patent: May 23, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ying-Tsai Yeh, Chih-Huang Chang, Yung Li Lu
-
Patent number: 7019407Abstract: A flip chip package structure comprising a chip, a substrate, at least a first bump and a plurality of second bumps is provided. The chip has a first bump-positioning region and the substrate has a second bump-positioning region. The substrate has at least a first hole and multiple second holes. The first hole and the second holes are located within the second bump-positioning region. The first hole has a depth greater than that of the second hole. The first bump is set up between the first bump-positioning region of the chip and the second bump-positioning region of the substrate. The first bump is bonded to the substrate through the first holes. The second bumps are set up between the first bump-positioning region of the chip and the second bump-positioning region of the substrate. The second bumps are bonded to the substrate through the second holes. The first bump has a volume greater than the volume of the second bump.Type: GrantFiled: December 24, 2003Date of Patent: March 28, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yu-Wen Chen, Ming-Lun Ho, Shih-Chang Lee, Chih-Huang Chang
-
Patent number: 7015571Abstract: A multi-chips module assembly package mainly comprises a first package, a second package and an intermediate substrate. The intermediate substrate includes an opening, at least a via and a plurality of circuit layers, wherein the second package is accommodated in the opening. The via has an inner wall, and a plurality of separated electrically conductive layers, which is formed on the inner wall and connected with the corresponding circuit layers. The first package electrically connects with the second package through the intermediate substrate, and the intermediate substrate is interposed between the first package and the second package. At least an insulator is formed in the via, and the separated electrically conductive layers are separated from each other. After the intermediate substrate is interposed between the first package and the second package, there will be not enough space between the intermediate substrate, the first package and the second package for disposing conductive devices therein.Type: GrantFiled: November 12, 2003Date of Patent: March 21, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chih-Huang Chang, Shih-Chang Lee
-
Publication number: 20060022316Abstract: A semiconductor package with flip chip on leadless leadframe includes a leadless leadframe, a ring-shaped tape, a flip chip and an underfilling material. The leadframe has a plurality of inner leads. Connecting regions are defined on the upper surfaces of the inner leads. The ring-shaped tape is disposed on the upper surfaces of the inner leads and has an opening leaving the connecting regions exposed. The flip chip is bonded inside the opening of the ring-shaped tape and has a plurality of bumps connected to the connecting regions of the inner leads. The underfilling material is confined by the ring-shaped tape to be inside the opening for leaving the bumps of the flip chip exposed.Type: ApplicationFiled: May 24, 2005Publication date: February 2, 2006Inventors: Yao-Ting Huang, Chih-Huang Chang
-
Publication number: 20050287711Abstract: A leadframe of a leadless flip-chip package includes a plurality of inner leads, a non-conductive ink layer and a solder mask layer. The inner leads have a plurality of bump-connecting terminals, a plurality of outer terminals and a plurality of redistribution lead portions. A half-etched recession is formed on lower surfaces of the redistribution lead portions, and is filled with the non-conductive ink layer. The non-conductive ink layer fixes the redistribution lead portions onto the bump-connecting terminals. The solder mask layer is easily formed on the non-conductive ink layer and covers the inner leads.Type: ApplicationFiled: June 8, 2005Publication date: December 29, 2005Inventors: Yao-Ting Huang, Chih-Huang Chang
-
Publication number: 20050200014Abstract: A bump structure on a contact pad and a fabricating process thereof. The bump comprises an under-ball-metallurgy layer, a bonding mass and a welding lump. The under-ball-metallurgy layer is formed over the contact pad and the bonding mass is formed over the under-ball-metallurgy layer by conducting a pressure bonding process. The bonding mass having a thickness between 4 to 10 ?m is made from a material such as copper. The welding lump is formed over the bonding mass such that a sidewall of the bonding mass is also enclosed.Type: ApplicationFiled: January 17, 2005Publication date: September 15, 2005Inventors: William Chen, Ho-Ming Tong, Chun-Chi Lee, Su Tao, Chih-Huang Chang, Jeng-Da Wu, Wen-Pin Huang, Po-Jen Cheng
-
Publication number: 20050098868Abstract: A multi-chips module assembly package mainly comprises a first package, a second package and an intermediate substrate. The intermediate substrate includes an opening, at least a via and a plurality of circuit layers, wherein the second package is accommodated in the opening. The via has an inner wall, and a plurality of separated electrically conductive layers, which is formed on the inner wall and connected with the corresponding circuit layers. The first package electrically connects with the second package through the intermediate substrate, and the intermediate substrate is interposed between the first package and the second package. At least an insulator is formed in the via, and the separated electrically conductive layers are separated from each other. After the intermediate substrate is interposed between the first package and the second package, there will be not enough space between the intermediate substrate, the first package and the second package for disposing conductive devices therein.Type: ApplicationFiled: November 12, 2003Publication date: May 12, 2005Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chih-Huang Chang, Shih-Chang Lee
-
Patent number: 6891274Abstract: An under-bump-metallurgy layer is provided. The under-bump-metallurgy layer is formed over the contact pad of a chip and a welding lump is formed over the under-ball-metallurgy layer. The under-bump-metallurgy layer comprises an adhesion layer, a barrier layer and a wettable layer. The adhesion layer is directly formed over the contact pad. The barrier layer made from a material such as nickel-vanadium alloy is formed over the adhesion layer. The wettable layer made from a material such as copper is formed over the barrier layer. The wettable layer has an overall thickness that ranges from about 3 ?m to about 8 ?m.Type: GrantFiled: August 18, 2003Date of Patent: May 10, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventors: William Tze-You Chen, Ho-Ming Tong, Chun-Chi Lee, Su Tao, Jeng-Da Wu, Chih-Huang Chang, Po-Jen Cheng
-
Patent number: D577808Type: GrantFiled: September 10, 2007Date of Patent: September 30, 2008Inventors: Chih-Huang Chang, Shen-Yuan Chen